You are on page 1of 4

Nanotechnology

Related content
- Manufacturability of split-gate transistor
Intrinsic top-down unmanufacturability devices---initial results
Qi-Zhong Yang, G A C Jones, M J Kelly et
al.
To cite this article: M J Kelly 2011 Nanotechnology 22 245303
- A specific nanomanufacturing challenge
M J Kelly and M C Dean

- Quasi-one-dimensional transport in
semiconductor microstructures
View the article online for updates and enhancements. M J Kelly, A Potts, A Hamilton et al.

Recent citations
- A specific nanomanufacturing challenge
M J Kelly and M C Dean

- Enrico Prati and Takahiro Shinada

- Towards reproducible, scalable lateral


molecular electronic devices
Colm Durkan and Qian Zhang

This content was downloaded from IP address 147.143.74.12 on 23/10/2017 at 12:04


IOP PUBLISHING NANOTECHNOLOGY
Nanotechnology 22 (2011) 245303 (3pp) doi:10.1088/0957-4484/22/24/245303

Intrinsic top-down unmanufacturability


M J Kelly
Centre for Advanced Photonics and Electronics, Department of Engineering,
University of Cambridge, 9 JJ Thomson Avenue, Cambridge CB3 0FA, UK

Received 8 February 2011, in final form 15 March 2011


Published 20 April 2011
Online at stacks.iop.org/Nano/22/245303

Abstract
Although small structures can be fabricated by deposition, lithography and etching, in some
cases their intrinsic variability precludes their use as elements in useful arrays. Manufacture is a
proper subset of fabrication. We show that structures with 3 nm design rules can be fabricated
but not manufactured in a top-down approach—they do not have the reproducibility to give a
satisfactory yield to a pre-ordained specification. It is also shown that the transition from
manufacturability to intrinsic unmanufacturability takes place at nearer 7 nm design rules.

Nanoscience continues to provide new insights and phenomena able to be reproduced to give electronic or optical properties
based on the analysis of specific material properties that are within a narrow range of pre-specified values. The
of nanoscale artefacts made by conventional fabrication proof comes in two stages, first considering (a) the intrinsic
techniques as used in microelectronics. Many papers are variability of the cross section of the pillars and then (b) the
reported in the literature [1] on aspects of nano-electronics and implications of this variability on the optical and electronic
nano-optoelectronics giving details and results of experiments properties. (a) There are two ways of making these pillars:
that are performed in the hope of contributing to a post-silicon using a metal particle catalyst to grow the pillars or infilling
CMOS era for computation and communication. This hope is lithographically defined holes in a resist layer. The bottom
predicated on a subsequent triumph of technology that renders layer of the metal catalyst particle will ideally have N ∼ 80
what are one-off results initially into something that can be atoms in its cross section, and will have variability in area

achieved by a fabrication process which is capable of being of at least N ∼ 9, because of the statistical variability
used in manufacture. Hundreds of papers are explicit and of small numbers of independent atoms in the last layer as
thousands are implicit about wishing for future breakthroughs prepared. This variability is transferred to the area of each of
to achieve low-cost, high-volume manufacturability [2]. Such the growing pillars, giving them σarea = 12%. Similarly, the
manufacturability implies that repeated fabrication of artefacts top layer of the holes in the resist will also have a minimum
is possible to produce electronic, optical, magnetic or other statistical spread of 12% in area as well, whether used to grow
properties with a high and highly reproducible yield within the quantum pillar or the catalytic metal dot. This variation
a tight tolerance of a pre-specified performance. If this (top- will come from the statistics of small numbers when trying to
down) manufacturing process is to be based on the most remove independent atoms from the top layer. (b) Whatever
modern forms of deposition (including epitaxy), e-beam or the height of the pillar, the quantum confinement energy for
ultra-deep UV lithography and precision etching, the mainstay electrons has a contribution that is inversely proportional to
of microelectronics and optoelectronics fabrication, then there the cross-section area, and so the confinement energy will
are strict limits described below for which one-off fabrication have a standard deviation of at least 12%. Such a variation
is possible, but manufacture is not. Bottom up self-assembly means 25 meV in 200 meV for typical confinement energies
of molecular units is not considered here, although there is in III–V semiconductors, which is unacceptably broad for any
a vanishing probability of generating a wide-area defect-free optical applications [6]. Any electronic transport between
(especially line-defect-free) arrays. nanopillars, if the intervening regions are filled in with a
First we show that, even if an array of 3 nm diameter quantum barrier material (e.g. AlAs surrounding GaAs pillars),
vertical pillars on a 6 nm pitch can be fabricated, it will be well into the disordered regime (i.e. no superlattice
cannot be manufactured [3]. It is possible to define 3 nm subbands which are typically 20meV wide at this scale), and
diameter openings in a resist material using electron-beam so of little use [6]. In addition the variability of surface
lithography [4] and it is possible to fabricate features 5 nm state properties from one feature to another is an additional
apart [5], both on a heroic rather than routine basis and not complication. Finally, we note that quantum dots at 3 nm
yet together. The assertion is that the resulting array is not diameter will have an even greater variability than the pillars

0957-4484/11/245303+03$33.00 1 © 2011 IOP Publishing Ltd Printed in the UK & the USA
Nanotechnology 22 (2011) 245303 M J Kelly

because of a lack of total control over the height of the pillars, (5) Many results in nanoscience can be shown to be
and so an extra variability from the quantum confinement intrinsically unmanufacturable in terms of ideas for
energy in the third dimension. In the case of quantum dots applications in electronic or optoelectronic components,
used as the catalyst for pillar growth, this simple analysis and so will remain as scientific curiosities.
accounts for the fact that the standard deviation by volume of (6) Arrays of quantum dots, single-electron tunnel junction
the quantum dots is not less than 15% once the feature size is transistors, split-gate transistors, carbon nanotubes, etc,
5 nm or less in any data acquired over the last 20 years. can always be used for their aggregate or averaged
Even if an alternative fabrication technique, other than properties, but not as elements in any form of pixellated
those described above, could result in a perfect 6 nm pitch array [11].
array of 3 nm quantum dots (such as some as yet unknown (7) Any precision optical metamaterials that rely on feature
method for perfectly crystallizing a perfect and single layer accuracy and precision at less than ∼5 nm will also be
of 2 functionalized quantum dot structures made in the gas unmanufacturable: the main structural features in these
phase and then subject to a strict mass selection), one would metamaterials are at about 150 nm, so this means that
not be able to integrate the elements of the array for the accuracy to 2–3% cannot be achieved [12].
purposes of addressing or reading out. Any such wires for (8) None of these findings preclude the use of such small
contacting and passing current on the 3 nm scale would be structures as one-offs subject to individual biasing.
subject to the same variability and consequent low yield as the
(9) The comments above have focused on electronic and
quantum pillars above. The transport would be well into the
optical properties, but they can be broadened to cover the
disordered regime and tunnelling of electrons between adjacent
variability of electromechanical properties, or indeed any
wires would be uncontrolled, resulting in uncontrolled and
other properties that might be used in sensing applications.
uncontrollable parasitic interference.
Given that 3 nm design rule arrays are intrinsically (10) Pace Feynman [13] and his 1959 lecture that initiated
unmanufacturable using a top-down process, what are the nanotechnology as we know it today, there is plenty of
wider implications of this result? room at the bottom for fabrication, but rather less for
manufacture!
(1) Current manufacture achieves 6σ yield, i.e. the pre-
specified range performance must encompass the ±3σ In summary, a 6 nm array of 3 nm diameter features is
range of the properties of the produced artefacts. At 3 nm intrinsically unmanufacturable using the most modern tools of
design rules we struggle to achieve even 2σ yield. microelectronic fabrication, because of the intolerable level of
(2) In practice there are many experimental examples that feature-to-feature fluctuations and the inability to address or
show intrinsic variability above the level imposed by the read out from individual sites on the array.
statistics of small numbers. It is important to note that,
in scaling for silicon CMOS technology, the limits are at a
References
larger size, as it is the failure to define a capacitor structure
and gate a channel at about 10–15 nm which prevents [1] Bailey S W D, Amanatidis I and Lambert C J 2008 Carbon
further scaling in manufacture [7]. In the case of single nanotube electron windmills: a novel design for nanomotors
tunnel barriers in III–V semiconductor alloys, the precise Phys. Rev. Lett. 100 256802
positions of (say) Al and Ga atoms within an Al x Ga1−x As Oxtoby N P, Wiseman H M and Sun H-B 2006 Sensitivity and
interface layer can introduce large variability [8]. Split- back action in charge qubit measurements by a strongly
gate transistors have a much greater variability in the coupled single-electron transistor Phys. Rev. B 74 045328
Fiol G, Arsenijević D, Bimberg D, Vladimirov A G,
threshold voltage because of the precise disposition of a
Wolfrum M, Viktorov E A and Mandel P 2010 Hybrid
few dopant atoms in the electron supply layer [9]. mode-locking in a 40 GHz monolithic quantum dot laser
(3) Recent work on quantum wires at 7 nm design rules Appl. Phys. Lett. 96 011104
shows that the conditions on uniformity within structures Prato M 2010 Controlled nanotube reactions Nature 465 172–3
can be achieved that just reaches the levels required for and others
silicon integrated circuit wiring [10]. Since we have [2] See http://www.eng.cam.ac.uk/∼mjk1/102 CITATIONS.htm
established that 3 nm design rules cannot be manufactured for a list of 102 such papers and their explicit statements
[3] Fruchart O, Klaua M, Barthel J and Kirschner J 1999
with current fabrication techniques, the interface between
Self-organized growth of nanosize vertical magnetic Co
manufacturability and unmanufacturability must be some- pillars on Au(111) Phys. Rev. Lett. 83 2769–72
where in between. [4] Thonke K 2003 Polymer-defined nanostructures Adv. Solid
(4) All electronic and optoelectronic devices in high- State Phys. 43 155–70
volume low-cost production are also accompanied by [5] Mahapatro A K, Jeong K J, Lee G U and James D B 2007
a comprehensive suite of simulation tools that allow Sequence specific electronic conduction through
polyion-stabilized double-stranded DNA in nanoscale break
both right-first-time design of new products and reverse
junctions Nanotechnology 18 195202
engineering for quality control. At this level of [6] Kelly M J 1995 Low Dimensional Semiconductors (Oxford:
nanostructure, made by deposition, lithography and Oxford University Press)
etching, there are no such simulation capabilities, and the [7] http://download.intel.com/technology/silicon/
intrinsic level of variability precludes their development. Neikei Presentation 2009 Tahir Ghani.pdf

2
Nanotechnology 22 (2011) 245303 M J Kelly

[8] Kelly M J 2006 The unacceptable variability in tunnel currents reduction of patterned metal–organic materials Adv. Funct.
for proposed electronic device applications Semicond. Sci. Mater. 20 2317–23
Technol. 21 L49–51 and references therein [11] Rutherglen C, Jain D and Burke P 2009 Nanotube electronics
[9] Yang Q-Z, Kelly M J, Beere H, Farrer I and Jones G A C 2009 for radiofrequency applications Nat. Nanotechnol. 4 811–9
The potential of split-gate transistors as one-dimensional Dai L 2008 Aligned carbon nanotubes for multifunctional
electron waveguides revealed through the testing and nanocomposites and nanodevices: from plastic
analysis of yield and reproducibility Appl. Phys. Lett. optoelectronics to bioceramics Adv. Appl. Ceram.
94 033502 107 177–89
[10] Nedelcu M, Saifullah M S M, Hasko D G, Jang A, Anderson D, [12] Boltasseva A and Shalaev V M 2008 Fabrication of optical
Huck W T S, Jones G A C, Welland M E, Kang D J and negative-index metamaterials: recent advances and outlook
Steiner U 2010 Nanowires: fabrication of Sub-10 nm Metamaterials 2 1–17
metallic lines of low line-width roughness by hydrogen [13] http://www.its.caltech.edu/∼feynman/plenty.html

You might also like