You are on page 1of 3

College of Engineering, Pune

Dept. of Electronics and Telecommunication Engineering

Course : RTL Synthesis and Simulation (FY M.Tech)

Year : 2020-21

Assignment : Finite State Machine


Q1.

Derive the state table

_____________________________________________________________________________________

Q2. Derive FSM to detect sequence 0010. Use Mealy approach (Draw state diagram, state table)

_____________________________________________________________________________________

Q3. A sequential circuit has two inputs( X1 and X2) and one output (Z). The output begins as 0 and
remains a constant value unless one of the following input sequences occurs:

a) The input sequence X1X2 = 01, 00 causes the output to become 0.


b) The input sequence X1X2 = 11, 00 causes the output to become 1.
c) The input sequence X1X2 = 01, 00 causes the output to change the value. Derive a Moore state
table
__________________________________________________________________________________
Q4. . Construct a state table where A,B,C are inputs and D, E,F are three outputs (note : when
DF is written it means both D and F output must be high)

_______________________________________________________________________________

Q5. A single string over the alphabet is called the "combination". Any string containing this
combination is accepted by the automaton ("opens the lock"). So, you have to design a lock
opening FSMs.

Note : The tricky thing about such problems is the construction of the backward arcs; they do not
necessarily go back to the initial state if a "wrong" digit is entered, but only back to the state that
results from the longest usable suffix of the digits entered so far. The construction can be
achieved by the "subset" principle, or by devising an algorithm that will produce the state
diagram for any given combination lock problem.

Construct the state-diagram for the locks with the following different
combinations: 1011; 111010; 010010001.

Q6. Which of the following FSMs implement a button synchronizer, converting each unique
button press into a single cycle “1”, regardless of the time the button is actually pressed. Justify
the answer

Q7. Implement a Mealy FSM circuit with state stable that detects the input sequence pattern z = 1, 0, 1, 0.
Whenever the input pattern is detected immediately output f = 1 (do not wait until the next clock cycle)..
Hint: What happens when you detect input z = 1, 0, 1, 0, 1, 0 ?

You might also like