Professional Documents
Culture Documents
The software and hardware described in this document is furnished under a license and may
be used or disclosed only in accordance with the terms of such license.
This product includes software developed by the OpenSSL Project for use in the OpenSSL
Toolkit. (http://www.openssl.org/) This product includes cryptographic software written/
developed by: Eric Young (eay@cryptsoft.com) and Tim Hudson (tjh@cryptsoft.com).
Trademarks
ABB and Relion are registered trademarks of the ABB Group. All other brand or product names
mentioned in this document may be trademarks or registered trademarks of their respective
holders.
Warranty
Please inquire about the terms of warranty from your nearest ABB representative.
Disclaimer
The data, examples and diagrams in this manual are included solely for the concept or product
description and are not to be deemed as a statement of guaranteed properties. All persons
responsible for applying the equipment addressed in this manual must satisfy themselves that
each intended application is suitable and acceptable, including that any applicable safety or
other operational requirements are complied with. In particular, any risks in applications where
a system failure and/or product failure would create a risk for harm to property or persons
(including but not limited to personal injuries or death) shall be the sole responsibility of the
person or entity applying the equipment, and those so responsible are hereby requested to
ensure that all measures are taken to exclude or mitigate such risks.
This document has been carefully checked by ABB but deviations cannot be completely ruled
out. In case any errors are detected, the reader is kindly requested to notify the manufacturer.
Other than under explicit contractual commitments, in no event shall ABB be responsible or
liable for any loss or damage resulting from the use of this manual or the application of the
equipment.
Conformity
This product complies with the directive of the Council of the European Communities on the
approximation of the laws of the Member States relating to electromagnetic compatibility
(EMC Directive 2004/108/EC) and concerning electrical equipment for use within specified
voltage limits (Low-voltage directive 2006/95/EC). This conformity is the result of tests
conducted by ABB in accordance with the product standard EN 60255-26 for the EMC directive,
and with the product standards EN 60255-1 and EN 60255-27 for the low voltage directive. The
product is designed in accordance with the international standards of the IEC 60255 series.
Table of contents
Table of contents
Section 1 Introduction.................................................................................................. 45
1.1 This manual................................................................................................................................. 45
1.1.1 Presumptions for Technical Data......................................................................................... 45
1.2 Intended audience......................................................................................................................45
1.3 Product documentation............................................................................................................46
1.3.1 Product documentation set...................................................................................................46
1.3.2 Document revision history..................................................................................................... 47
1.3.3 Related documents.................................................................................................................. 47
1.4 Document symbols and conventions.....................................................................................48
1.4.1 Symbols......................................................................................................................................48
1.4.2 Document conventions...........................................................................................................49
1.5 IEC 61850 edition 1 / edition 2 mapping................................................................................51
5.2.1 Identification.............................................................................................................................93
5.2.2 Function block.......................................................................................................................... 93
5.2.3 Signals........................................................................................................................................ 94
5.3 Basic part for LED indication module.................................................................................... 94
5.3.1 Identification............................................................................................................................ 94
5.3.2 Function block.......................................................................................................................... 94
5.3.3 Signals........................................................................................................................................ 95
5.3.4 Settings......................................................................................................................................95
5.4 LCD part for HMI function keys control module.................................................................. 96
5.4.1 Identification............................................................................................................................ 96
5.4.2 Function block.......................................................................................................................... 96
5.4.3 Signals........................................................................................................................................ 96
5.4.4 Settings...................................................................................................................................... 97
5.5 Operation principle....................................................................................................................98
5.5.1 Local HMI................................................................................................................................... 98
5.5.1.1 Keypad.................................................................................................................................. 99
5.5.1.2 Display................................................................................................................................. 101
5.5.1.3 LEDs.....................................................................................................................................103
5.5.2 LED configuration alternatives........................................................................................... 104
5.5.2.1 Functionality .....................................................................................................................104
5.5.2.2 Status LEDs........................................................................................................................104
5.5.2.3 Indication LEDs................................................................................................................. 105
5.5.3 Function keys...........................................................................................................................112
5.5.3.1 Functionality ......................................................................................................................112
5.5.3.2 Operation principle........................................................................................................... 112
5.5.3.3 Enabling and Disabling Authority on Function keys.................................................. 114
9.9.2 Functionality............................................................................................................................514
9.9.3 Function block........................................................................................................................ 514
9.9.4 Signals...................................................................................................................................... 514
9.9.5 Settings.................................................................................................................................... 515
9.9.6 Monitored data....................................................................................................................... 515
9.9.7 Operation principle................................................................................................................ 515
9.9.8 Technical data......................................................................................................................... 516
9.10 Pole discordance protection CCPDSC..................................................................................516
9.10.1 Identification...........................................................................................................................516
9.10.2 Functionality............................................................................................................................517
9.10.3 Function block.........................................................................................................................517
9.10.4 Signals.......................................................................................................................................517
9.10.5 Settings.................................................................................................................................... 518
9.10.6 Monitored data....................................................................................................................... 518
9.10.7 Operation principle................................................................................................................ 518
9.10.7.1 Pole discordance signaling from circuit breaker....................................................... 520
9.10.7.2 Unsymmetrical current detection..................................................................................521
9.10.8 Technical data......................................................................................................................... 521
9.11 Directional underpower protection GUPPDUP................................................................... 521
9.11.1 Identification........................................................................................................................... 521
9.11.2 Functionality............................................................................................................................521
9.11.3 Function block........................................................................................................................ 522
9.11.4 Signals...................................................................................................................................... 523
9.11.5 Settings.................................................................................................................................... 523
9.11.6 Monitored data.......................................................................................................................525
9.11.7 Operation principle................................................................................................................525
9.11.7.1 Low pass filtering............................................................................................................. 526
9.11.7.2 Calibration of analog inputs...........................................................................................527
9.11.8 Technical data.........................................................................................................................528
9.12 Directional overpower protection GOPPDOP ....................................................................528
9.12.1 Identification.......................................................................................................................... 528
9.12.2 Functionality........................................................................................................................... 528
9.12.3 Function block........................................................................................................................ 529
9.12.4 Signals...................................................................................................................................... 529
9.12.5 Settings....................................................................................................................................530
9.12.6 Monitored data....................................................................................................................... 531
9.12.7 Operation principle................................................................................................................ 531
9.12.7.1 Low pass filtering............................................................................................................. 533
9.12.7.2 Calibration of analog inputs...........................................................................................533
9.12.8 Technical data.........................................................................................................................534
9.13 Broken conductor check BRCPTOC ..................................................................................... 535
9.13.1 Identification...........................................................................................................................535
9.13.2 Functionality........................................................................................................................... 535
9.13.3 Function block........................................................................................................................ 535
9.13.4 Signals...................................................................................................................................... 535
9.13.5 Settings....................................................................................................................................536
Section 15 Control.........................................................................................................683
15.1 Synchrocheck, energizing check, and synchronizing SESRSYN...................................... 683
15.1.1 Identification.......................................................................................................................... 683
15.1.2 Functionality........................................................................................................................... 683
15.1.3 Function block........................................................................................................................ 684
15.1.4 Signals......................................................................................................................................684
15.1.5 Settings................................................................................................................................... 686
15.1.6 Monitored data...................................................................................................................... 688
15.1.7 Operation principle............................................................................................................... 689
15.1.7.1 Basic functionality............................................................................................................689
15.1.7.2 Logic diagrams................................................................................................................. 689
15.1.8 Technical data........................................................................................................................ 698
15.2 Autorecloser for 1 phase, 2 phase and/or 3 phase operation SMBRREC .....................699
15.2.1 Identification.......................................................................................................................... 700
15.2.2 Functionality........................................................................................................................... 700
15.2.3 Function block........................................................................................................................ 700
15.2.4 Signals...................................................................................................................................... 701
15.2.5 Settings....................................................................................................................................702
15.2.6 Operation principle............................................................................................................... 704
15.2.6.1 Terminology explanation................................................................................................ 704
15.2.6.2 Status descriptions..........................................................................................................704
15.2.6.3 Description of the status transition.............................................................................705
15.2.6.4 Functional sequence description..................................................................................706
15.2.6.5 Time sequence diagrams.................................................................................................717
15.2.7 Technical data.........................................................................................................................720
15.3 Interlocking ...............................................................................................................................720
15.3.1 Functionality........................................................................................................................... 720
15.3.2 Operation principle................................................................................................................ 721
15.3.3 Logical node for interlocking SCILO .................................................................................. 723
15.3.3.1 Identification..................................................................................................................... 723
15.3.3.2 Functionality...................................................................................................................... 723
15.3.3.3 Function block................................................................................................................... 723
15.3.3.4 Signals.................................................................................................................................724
15.3.3.5 Logic diagram....................................................................................................................724
15.3.4 Interlocking for busbar earthing switch BB_ES .............................................................. 724
15.3.4.1 Identification..................................................................................................................... 724
15.3.4.2 Functionality...................................................................................................................... 725
16.3.4 Signals......................................................................................................................................843
16.3.5 Settings................................................................................................................................... 844
16.3.6 Operation principle............................................................................................................... 844
16.3.6.1 Current reversal logic...................................................................................................... 844
16.3.6.2 Weak-end infeed logic..................................................................................................... 845
16.3.7 Technical data........................................................................................................................ 846
16.4 Current reversal and weak-end infeed logic for phase segregated
communication ZC1WPSCH .................................................................................................. 847
16.4.1 Identification.......................................................................................................................... 847
16.4.2 Functionality........................................................................................................................... 847
16.4.3 Function block........................................................................................................................ 847
16.4.4 Signals......................................................................................................................................848
16.4.5 Settings................................................................................................................................... 849
16.4.6 Operation principle............................................................................................................... 849
16.4.6.1 Current reversal logic ..................................................................................................... 849
16.4.6.2 Weak-end infeed logic.....................................................................................................850
16.4.7 Technical data........................................................................................................................ 854
16.5 Local acceleration logic ZCLCPSCH..................................................................................... 854
16.5.1 Identification.......................................................................................................................... 854
16.5.2 Functionality........................................................................................................................... 854
16.5.3 Function block........................................................................................................................ 854
16.5.4 Signals...................................................................................................................................... 855
16.5.5 Settings....................................................................................................................................855
16.5.6 Operation principle............................................................................................................... 856
16.5.6.1 Zone extension................................................................................................................. 856
16.5.6.2 Loss-of-Load acceleration..............................................................................................856
16.6 Scheme communication logic for residual overcurrent protection ECPSCH ..............857
16.6.1 Identification...........................................................................................................................857
16.6.2 Functionality........................................................................................................................... 857
16.6.3 Function block........................................................................................................................ 858
16.6.4 Signals......................................................................................................................................858
16.6.5 Settings....................................................................................................................................859
16.6.6 Operation principle............................................................................................................... 859
16.6.6.1 Blocking scheme...............................................................................................................859
16.6.6.2 Permissive under/overreaching scheme.....................................................................860
16.6.6.3 Unblocking scheme.......................................................................................................... 861
16.6.7 Technical data.........................................................................................................................862
16.7 Current reversal and weak-end infeed logic for residual overcurrent protection
ECRWPSCH................................................................................................................................ 862
16.7.1 Identification.......................................................................................................................... 862
16.7.2 Functionality........................................................................................................................... 863
16.7.3 Function block........................................................................................................................ 863
16.7.4 Signals...................................................................................................................................... 863
16.7.5 Settings................................................................................................................................... 864
16.7.6 Operation principle............................................................................................................... 864
16.7.6.1 Directional comparison logic function........................................................................ 864
Section 17 Logic.............................................................................................................897
17.1 Tripping logic SMPPTRC ........................................................................................................ 897
17.1.1 Identification.......................................................................................................................... 897
17.1.2 Functionality........................................................................................................................... 897
17.1.3 Function block........................................................................................................................ 897
17.1.4 Signals......................................................................................................................................898
17.1.5 Settings................................................................................................................................... 899
17.1.6 Operation principle............................................................................................................... 899
17.1.6.1 Logic diagram................................................................................................................... 902
17.1.7 Technical data........................................................................................................................ 905
17.2 General start matrix block SMAGAPC.................................................................................. 905
17.2.1 Identification.......................................................................................................................... 905
17.2.2 Functionality........................................................................................................................... 905
17.2.3 Function block........................................................................................................................ 905
17.2.4 Signals......................................................................................................................................906
17.2.5 Settings................................................................................................................................... 906
17.2.6 Operation principle............................................................................................................... 906
17.3 Trip matrix logic TMAGAPC.....................................................................................................911
17.3.1 Identification........................................................................................................................... 911
17.3.2 Functionality............................................................................................................................912
17.3.3 Function block.........................................................................................................................912
17.3.4 Signals...................................................................................................................................... 912
17.3.5 Settings.................................................................................................................................... 914
17.3.6 Operation principle................................................................................................................914
17.3.7 Technical data......................................................................................................................... 915
17.4 Logic for group alarm ALMCALH...........................................................................................915
17.4.1 Identification...........................................................................................................................915
17.4.2 Functionality............................................................................................................................915
17.4.3 Function block........................................................................................................................ 916
17.4.4 Signals...................................................................................................................................... 916
17.4.5 Settings.................................................................................................................................... 917
17.4.6 Operation principle................................................................................................................ 917
17.4.7 Technical data......................................................................................................................... 917
17.5 Logic for group warning WRNCALH......................................................................................917
17.5.1 Identification........................................................................................................................... 917
17.5.2 Functionality............................................................................................................................917
17.5.3 Function block........................................................................................................................ 918
17.5.4 Signals...................................................................................................................................... 918
17.5.5 Settings.................................................................................................................................... 919
17.5.6 Operation principle................................................................................................................919
17.5.7 Technical data.........................................................................................................................919
17.6 Logic for group indication INDCALH.................................................................................... 919
17.6.1 Identification...........................................................................................................................919
17.6.2 Functionality........................................................................................................................... 919
17.14.4 Signals......................................................................................................................................956
17.14.5 Settings....................................................................................................................................957
17.14.6 Operation principle................................................................................................................957
17.14.7 Technical data........................................................................................................................ 958
17.15 Elapsed time integrator with limit transgression and overflow supervision
TEIGAPC..................................................................................................................................... 958
17.15.1 Identification.......................................................................................................................... 958
17.15.2 Functionality........................................................................................................................... 958
17.15.3 Function block........................................................................................................................ 959
17.15.4 Signals......................................................................................................................................959
17.15.5 Settings....................................................................................................................................959
17.15.6 Operation principle............................................................................................................... 960
17.15.6.1 Operation accuracy.......................................................................................................... 961
17.15.6.2 Memory storage................................................................................................................961
17.15.7 Technical data.........................................................................................................................961
17.16 Comparator for integer inputs INTCOMP........................................................................... 961
17.16.1 Identification...........................................................................................................................961
17.16.2 Functionality........................................................................................................................... 962
17.16.3 Function block........................................................................................................................ 962
17.16.4 Signals...................................................................................................................................... 962
17.16.5 Settings....................................................................................................................................962
17.16.6 Monitored data.......................................................................................................................963
17.16.7 Operation principle................................................................................................................963
17.16.8 Technical data........................................................................................................................ 964
17.17 Comparator for real inputs REALCOMP.............................................................................. 964
17.17.1 Identification.......................................................................................................................... 964
17.17.2 Functionality........................................................................................................................... 964
17.17.3 Function block........................................................................................................................ 964
17.17.4 Signals......................................................................................................................................964
17.17.5 Settings....................................................................................................................................965
17.17.6 Operation principle............................................................................................................... 965
17.17.7 Technical data.........................................................................................................................967
25.4.2.1 Overview...........................................................................................................................1348
25.4.2.2 Mounting procedure for wall mounting.....................................................................1349
25.4.2.3 How to reach the rear side of the IED........................................................................ 1349
25.4.3 19” panel rack mounting..................................................................................................... 1350
25.4.3.1 Overview...........................................................................................................................1350
25.4.3.2 Mounting procedure for 19” panel rack mounting................................................... 1351
25.4.4 Side-by-side 19” rack mounting.........................................................................................1352
25.4.4.1 Overview........................................................................................................................... 1352
25.4.4.2 Mounting procedure for side-by-side rack mounting............................................. 1352
25.4.4.3 IED mounted with a RHGS6 case................................................................................. 1352
25.4.5 Side-by-side flush mounting.............................................................................................. 1353
25.4.5.1 Overview........................................................................................................................... 1353
25.4.5.2 Mounting procedure for side-by-side flush mounting............................................1354
25.5 Technical data......................................................................................................................... 1354
25.5.1 Enclosure............................................................................................................................... 1354
25.5.2 Electrical safety.................................................................................................................... 1355
25.5.3 Connection system.............................................................................................................. 1355
25.5.4 Influencing factors............................................................................................................... 1356
25.5.5 Type tests according to standard.....................................................................................1357
Section 1 Introduction
1.1 This manual GUID-AB423A30-13C2-46AF-B7FE-A73BB425EB5F v19
The technical manual contains operation principle descriptions, and lists function blocks, logic
diagrams, input and output signals, setting parameters and technical data, sorted per
function. The manual can be used as a technical reference during the engineering phase,
installation and commissioning phase, and during normal service.
The technical data stated in this document are only valid under the following circumstances:
1. Main current transformers with 1 A or 2 A secondary rating are wired to the IED 1 A rated
CT inputs.
2. Main current transformer with 5 A secondary rating are wired to the IED 5 A rated CT
inputs.
3. CT and VT ratios in the IED are set in accordance with the associated main instrument
transformers. Note that for functions which measure an analogue signal which do not
have corresponding primary quantity the 1:1 ratio shall be set for the used analogue inputs
on the IED. Example of such functions are: HZPDIF, ROTIPHIZ and STTIPHIZ.
4. Parameter IBase used by the tested function is set equal to the rated CT primary current.
5. Parameter UBase used by the tested function is set equal to the rated primary phase-to-
phase voltage.
6. Parameter SBase used by the tested function is set equal to:
• √3 × IBase × UBase
7. The rated secondary quantities have the following values:
• Rated secondary phase current Ir is either 1 A or 5 A depending on selected TRM.
• Rated secondary phase-to-phase voltage Ur is within the range from 100 V to 120 V.
• Rated secondary power for three-phase system Sr = √3 × Ur × Ir
8. For operate and reset time testing, the default setting values of the function are used if
not explicitly stated otherwise.
9. During testing, signals with rated frequency have been injected if not explicitly stated
otherwise.
This manual addresses system engineers and installation and commissioning personnel, who
use technical data during engineering, installation and commissioning, and in normal service.
The system engineer must have a thorough knowledge of protection systems, protection
equipment, protection functions and the configured functional logic in the IEDs. The
installation and commissioning personnel must have a basic knowledge in handling electronic
equipment.
Decommissioning
Commissioning
Maintenance
Engineering
Operation
Installing
Engineering manual
Installation manual
Commissioning manual
Operation manual
Application manual
Technical manual
Communication
protocol manual
Cyber security
deployment guideline
IEC07000220-4-en.vsd
IEC07000220 V4 EN-US
The installation manual contains instructions on how to install the IED. The manual provides
procedures for mechanical and electrical installation. The chapters are organized in the
chronological order in which the IED should be installed.
The commissioning manual contains instructions on how to commission the IED. The manual
can also be used by system engineers and maintenance personnel for assistance during the
testing phase. The manual provides procedures for the checking of external circuitry and
energizing the IED, parameter setting and configuration as well as verifying settings by
secondary injection. The manual describes the process of testing an IED in a substation which
is not in service. The chapters are organized in the chronological order in which the IED should
be commissioned. The relevant procedures may be followed also during the service and
maintenance activities.
The operation manual contains instructions on how to operate the IED once it has been
commissioned. The manual provides instructions for the monitoring, controlling and setting of
the IED. The manual also describes how to identify disturbances and how to view calculated
and measured power grid data to determine the cause of a fault.
The application manual contains application descriptions and setting guidelines sorted per
function. The manual can be used to find out when and for what purpose a typical protection
function can be used. The manual can also provide assistance for calculating settings.
The technical manual contains operation principle descriptions, and lists function blocks, logic
diagrams, input and output signals, setting parameters and technical data, sorted per
function. The manual can be used as a technical reference during the engineering phase,
installation and commissioning phase, and during normal service.
The point list manual describes the outlook and properties of the data points specific to the
IED. The manual should be used in conjunction with the corresponding communication
protocol manual.
The cyber security deployment guideline describes the process for handling cyber security
when communicating with the IED. Certification, Authorization with role based access control,
and product engineering for cyber security related events are described and sorted by
function. The guideline can be used as a technical reference during the engineering phase,
installation and commissioning phase, and during normal service.
The electrical warning icon indicates the presence of a hazard which could
result in electrical shock.
The warning icon indicates the presence of a hazard which could result in
personal injury.
The caution hot surface icon indicates important information or warning about
the temperature of product surfaces.
Class 1 Laser product. Take adequate measures to protect the eyes and do not
view directly with optical instruments.
The information icon alerts the reader of important facts and conditions.
The tip icon indicates advice on, for example, how to design your project or
how to use a certain function.
Although warning hazards are related to personal injury, it is necessary to understand that
under certain operational conditions, operation of damaged equipment may result in
degraded process performance leading to personal injury or death. It is important that the
user fully complies with all warning and cautionary notices.
• Abbreviations and acronyms in this manual are spelled out in the glossary. The glossary
also contains definitions of important terms.
• Push button navigation in the LHMI menu structure is presented by using the push button
icons.
For example, to navigate between the options, use and .
• HMI menu paths are presented in bold.
For example, select Main menu/Settings.
• LHMI messages are shown in Courier font.
For example, to save the changes in non-volatile memory, select Yes and press .
• Parameter names are shown in italics.
For example, the function can be enabled and disabled with the Operation setting.
• Each function block symbol shows the available input/output signal.
• the character ^ in front of an input/output signal name indicates that the signal
name may be customized using the PCM600 software.
• the character * after an input signal name indicates that the signal must be
connected to another function block in the application configuration to achieve a
valid application configuration.
• Dimensions are provided both in inches and millimeters. If it is not specifically mentioned
then the dimension is in millimeters.
• Logic diagrams describe the signal logic of the function block and are bordered by dashed
lines.
In a logic diagram, input and output signal paths are shown as lines that touch the outer
border of the diagram. Input signals are always on the left-hand side and output signals
are on the right-hand side.
Input and output signals can be configured using PCM600. They can be connected to the
inputs and outputs of other functions and to binary inputs and outputs. Examples of input
signals are BLKTR, BLOCK, and VTSZ. Examples of output signals are TRIP, START, STL1,
STL2, and STL3.
• Frames with a shaded area on the right-hand side represent setting parameters.
These parameters can only be set via the PST or LHMI. Their values are high (1) only
when the corresponding setting parameter is set to the symbolic value specified
within the frame. Example is the signal Timer tPP=On. Their logical values
correspond automatically to the selected setting value.
• Internal signals are illustrated graphically and end approximately 2 mm from the
frame edge. If an internal signal path cannot be drawn with a continuous line, the
same signal name is used where the signal should continue, see figure 2 and figure 3.
Example of the internal signal is BLK.
• Signal paths that extend beyond the logic diagram and continue in another diagram
will be approximately 2 mm from the frame edge, see figure 3 and figure 4. Examples
are STNDL1N, STNDL2N, STNDL3N, STNDL1L2, STNDL2L3, and STNDL3L1.
STZMPP
OR
STCND
AND STNDL1L2
L1L2
STNDL2L3
L2L3 AND
AND STNDL1N
L1N
AND STNDL2N
L2N
STNDL3N
L3N AND
OR STPE
OR
VTSZ STND
OR AND
BLOCK
BLOCFUNC BLK
99000557-2.vsd
IEC99000557-TIFF V3 EN-US
IEC00000488-TIFF V1 EN-US
Timer tPP=On
STZMPP AND tPP
AND
t
BLOCFUNC
OR OR
tPE
t
AND
Timer tPE=On AND
STZMPE 15ms
BLKTR AND t
TRIP
BLK OR
IEC09000887-3-en.vsdx
IEC09000887 V3 EN-US
Illustrations are used as an example and might show other products than the
one the manual describes. The example that is illustrated is still valid.
Function block names are used in ACT and PST to identify functions. Respective function block
names of Edition 1 logical nodes and Edition 2 logical nodes are shown in the table below.
The following tables list all the functions available in the IED. Those functions
that are not exposed to the user or do not need to be configured are not
described in this manual.
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
Differential protection
HZPDIF 87 High impedance differential 00-03 3-A02 3-A02 3-A02
protection, single phase
LDRGFC 11REL Additional security logic for 0-1
differential protection
Impedance protection
ZMQPDIS, 21 Distance protection zone, 0-5
ZMQAPDIS quadrilateral characteristic
ZDRDIR 21D Directional impedance 0-2
quadrilateral
ZMCPDIS, 21 Distance measuring zone, 0-6
ZMCAPDIS quadrilateral characteristic for
series compensated lines
ZDSRDIR 21D Directional impedance 0-2
quadrilateral, including series
compensation
FDPSPDIS 21 Phase selection, quadrilateral 0-2
characteristic with fixed angle
ZMHPDIS 21 Full-scheme distance 0-5
protection, mho characteristic
ZMMPDIS, 21 Full-scheme distance 0-5
ZMMAPDIS protection, quadrilateral for
earth faults
ZDMRDIR 21D Directional impedance element 0-2
for mho characteristic
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
Current protection
PHPIOC 50 Instantaneous phase 0-3 1 1 1 1
overcurrent protection
OC4PTOC 51_671) Directional phase overcurrent 0-3 1 1 1 1
protection, four steps
EFPIOC 50N Instantaneous residual 0-3 1 1 1 1
overcurrent protection
EF4PTOC 51N Directional residual 0-3 1 1 1 1
67N2) overcurrent protection, four
steps
NS4PTOC 46I2 Four step directional negative 0-2 1 1 1 1
phase sequence overcurrent
protection
SDEPSDE 67N Sensitive directional residual 0-1 1 1-C16 1-C16 1-C16
overcurrent and power
protection
LCPTTR 26 Thermal overload protection, 0-2 1 1 1 1
one time constant, Celsius
LFPTTR 26 Thermal overload protection, 0-2 1 1 1 1
one time constant, Fahrenheit
CCRBRF 50BF Breaker failure protection 0-2 1 1 2 1
STBPTOC 50STB Stub protection 0-2 1 1 1B 1
1-B27
CCPDSC 52PD Pole discordance protection 0-2 1 1 2 1
GUPPDUP 37 Directional underpower 0-2 1-C39 1-C39 1-C39
protection
GOPPDOP 32 Directional overpower 0-2 1-C39 1-C39 1-C39
protection
BRCPTOC 46 Broken conductor check 1 1 1 1 1
VRPVOC 51V Voltage restrained 0-3 1 1 1 1
overcurrent protection
Voltage protection
UV2PTUV 27 Two step undervoltage 0-2 1 1 1 1
protection
OV2PTOV 59 Two step overvoltage 0-2 1 1 1 1
protection
ROV2PTOV 59N Two step residual overvoltage 0-2 1 1 1 1
protection
OEXPVPH 24 Overexcitation protection 0-1 1-D03 1-D03 1-D03
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
Frequency protection
SAPTUF 81 Underfrequency protection 0-6 1B 1B 1B 1B
3-E04 3-E04 3-E04 3-E04
SAPTOF 81 Overfrequency protection 0-6 1B 1B 1B 1B
3-E04 3-E04 3-E04 3-E04
SAPFRC 81 Rate-of-change of frequency 0-6 1B 1B 1B 1B
protection 3-E04 3-E04 3-E04 3-E04
Multipurpose protection
CVGAPC General current and voltage 0-4 1 4-F01 4-F01 4-F01
protection
General calculation
SMAIHPAC Multipurpose filter 0-6
1) 67 requires voltage
2) 67N requires voltage
REL670 (B42)
REL670 (A41)
REL670
(Customized)
Control
SESRSYN 25 Synchrocheck 0-2 1 1 2 1
, energizing
check and
synchronizin
g
SMBRREC 79 Autorecloser 0-4 1 1B 2B 1B
1-H04 2-H05 1-H04
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
I103CMD Function 1 1 1 1 1
commands
for IEC
60870-5-103
I103GENCMD Function 50 50 50 50 50
commands
generic for
IEC
60870-5-103
I103POSCMD IED 50 50 50 50 50
commands
with position
and select for
IEC
60870-5-103
I103POSCMDV IED direct 50 50 50 50 50
commands
with position
for IEC
60870-5-103
I103IEDCMD IED 1 1 1 1 1
commands
for IEC
60870-5-103
I103USRCMD Function 4 4 4 4 4
commands
user defined
for IEC
60870-5-103
Secondary
system
supervision
CCSSPVC 87 Current 0-2 1 2 1
circuit
supervision
FUFSPVC Fuse failure 0-3 1 3 3 3
supervision
VDSPVC 60 Fuse failure 0-2 1-G03 1-G03 1-G03 1-G03
supervision
based on
voltage
difference
DELVSPVC 7V_78 Voltage delta 4 4 4 4 4
V supervision, 2
phase
DELISPVC 71 Current delta 4 4 4 4 4
supervision, 2
phase
DELSPVC 78 Real delta 4 4 4 4 4
supervision,
real
Logic
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
SMPPTRC 94 Tripping 12 12 12 12 12
logic
SMAGAPC General start 12 12 12 12 12
matrix block
STARTCOMB Start 32 32 32 32 32
combinator
TMAGAPC Trip matrix 12 12 12 12 12
logic
ALMCALH Logic for 5 5 5 5 5
group alarm
WRNCALH Logic for 5 5 5 5 5
group
warning
INDCALH Logic for 5 5 5 5 5
group
indication
AND, GATE, INV, Basic 40-420 40-42 40-42 40-42 40-42
LLD, OR, configurable 0 0 0 0
PULSETIMER, logic blocks
RSMEMORY, (see Table 3)
SRMEMORY,
TIMERSET, XOR
ANDQT, Configurable 0-1
INDCOMBSPQT, logic blocks
INDEXTSPQT, Q/T (see
INVALIDQT, Table 6)
INVERTERQT,
ORQT,
PULSETIMERQT,
RSMEMORYQT,
SRMEMORYQT,
TIMERSETQT,
XORQT
AND, GATE, INV, Extension 0-1
LLD, OR, logic package
PULSETIMER, (see Table 7)
RSMEMORY,
SLGAPC,
SRMEMORY,
TIMERSET,
VSGAPC, XOR
FXDSIGN Fixed signal 1 1 1 1 1
function
block
B16I Boolean to 18 18 18 18 18
integer
conversion,
16 bit
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
BTIGAPC Boolean to 16 16 16 16 16
integer
conversion
with logical
node
representatio
n, 16 bit
IB16 Integer to 18 18 18 18 18
Boolean 16
conversion
ITBGAPC Integer to 16 16 16 16 16
Boolean 16
conversion
with Logic
Node
representatio
n
TEIGAPC Elapsed time 12 12 12 12 12
integrator
with limit
transgressio
n and
overflow
supervision
INTCOMP Comparator 30 30 30 30 30
for integer
inputs
REALCOMP Comparator 30 30 30 30 30
for real
inputs
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
Monitoring
CVMMXN Power 6 6 6 6 6
system
measuremen
t
CMMXU Current 10 10 10 10 10
measuremen
t
VMMXU Voltage 6 6 6 6 6
measuremen
t phase-
phase
CMSQI Current 6 6 6 6 6
sequence
measuremen
t
VMSQI Voltage 6 6 6 6 6
sequence
measuremen
t
VNMMXU Voltage 6 6 6 6 6
measuremen
t phase-earth
AISVBAS General 1 1 1 1 1
service value
presentation
of analog
inputs
EVENT Event 20 20 20 20 20
function
DRPRDRE, Disturbance 1 1 1 1 1
A4RADR, report
SPGAPC Generic 96 96 96 96 96
communicati
on function
for Single
Point
indication
SP16GAPC Generic 16 16 16 16 16
communicati
on function
for Single
Point
indication 16
inputs
MVGAPC Generic 24 24 24 24 24
communicati
on function
for measured
values
BINSTATREP Logical signal 3 3 3 3 3
status report
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
RANGE_XP Measured 66 66 66 66 66
value
expander
block
SSIMG 63 Insulation 21 21 21 21 21
supervision
for gas
medium
SSIML 71 Insulation 3 3 3 3 3
supervision
for liquid
medium
SSCBR Circuit 0-6 3 3 6 3
breaker
condition
monitoring
LMBRFLO Fault locator 1 1 1 1 1
I103MEAS Measurands 1 1 1 1 1
for IEC
60870-5-103
I103MEASUSR Measurands 3 3 3 3 3
user defined
signals for
IEC
60870-5-103
I103AR Function 1 1 1 1 1
status auto-
recloser for
IEC
60870-5-103
I103EF Function 1 1 1 1 1
status earth-
fault for IEC
60870-5-103
I103FLTPROT Function 1 1 1 1 1
status fault
protection
for IEC
60870-5-103
I103IED IED status for 1 1 1 1 1
IEC
60870-5-103
I103SUPERV Supervison 1 1 1 1 1
status for IEC
60870-5-103
I103USRDEF Status for 20 20 20 20 20
user defined
signals for
IEC
60870-5-103
L4UFCNT Event 30 30 30 30 30
counter with
limit
supervision
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
Station communication
ADE LON communication protocol 1 1 1 1 1
HORZCOMM Network variables via LON 1 1 1 1 1
DNPGEN DNP3.0 communication general 1 1 1 1 1
protocol
IEC 61850-8-1 IEC 61850 1 1 1 1 1
GOOSEINTLKRCV Horizontal communication via 59 59 59 59 59
GOOSE for interlocking
GOOSEBINRCV GOOSE binary receive 16 16 16 16 16
GOOSEDPRCV GOOSE function block to 64 64 64 64 64
receive a double point value
GOOSEINTRCV GOOSE function block to 32 32 32 32 32
receive an integer value
GOOSEMVRCV GOOSE function block to 60 60 60 60 60
receive a measurand value
Table continues on next page
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
REL670 (D42)
REL670 (A42)
REL670 (B42)
REL670 (A41)
REL670
(Customized)
Analog input channels must be configured and set properly in order to get correct
measurement results and correct protection operations. For power measuring, all directional
and differential functions, the directions of the input currents must be defined in order to
reflect the way the current transformers are installed/connected in the field ( primary and
secondary connections ). Measuring and protection algorithms in the IED use primary system
quantities. Setting values are in primary quantities as well and it is important to set the data
about the connected current and voltage transformers properly.
An AISVBAS reference PhaseAngleRef can be defined to facilitate service values reading. This
analog channel's phase angle will always be fixed to zero degrees and remaining analog
channel's phase angle information will be shown in relation to this analog input. During testing
and commissioning of the IED, the reference channel can be changed to facilitate testing and
service values reading.
The IED has the ability to receive analog values from primary equipment, that
are sampled by Merging units (MU) connected to a process bus, via the IEC
61850-9-2 LE protocol.
The hardware channels appear in the signal matrix tool (SMT) and in ACT when
a TRM is included in the configuration with the hardware configuration tool. In
the SMT or the ACT, they can be mapped to the desired virtual input (SMAI) of
the IED and used internally in the configuration.
3.3 Signals
PID-3920-OUTPUTSIGNALS v6
PID-3921-OUTPUTSIGNALS v7
PID-3922-OUTPUTSIGNALS v6
PID-3923-OUTPUTSIGNALS v7
PID-3924-OUTPUTSIGNALS v7
PID-6598-OUTPUTSIGNALS v6
3.4 Settings
SEMOD129840-4 v2
Dependent on ordered IED type.
PID-4153-SETTINGS v8
PID-3920-SETTINGS v7
PID-3921-SETTINGS v7
PID-3922-SETTINGS v7
PID-3923-SETTINGS v7
PID-3924-SETTINGS v7
PID-6598-SETTINGS v6
PID-3920-MONITOREDDATA v6
PID-3921-MONITOREDDATA v6
PID-3922-MONITOREDDATA v6
PID-3923-MONITOREDDATA v6
PID-3924-MONITOREDDATA v6
PID-6598-MONITOREDDATA v6
The direction of a measured current depends on the connection of the CT. The main CTs are
typically star connected and can be connected with the star point towards the object or away
from the object. This information must be set in the IED.
Once the CT direction settings is correctly entered the internal IED convention of the
directionality is defined as follows:
• Positive value of current or power means that the quantity has the direction into the
protected object.
• Negative value of current or power means that the quantity has the direction out from the
protected object.
For directional functions the directional conventions are defined as follows (see Figure 5)
en05000456.vsd
IEC05000456 V1 EN-US
The settings of the IED is performed in primary values. The ratios of the main CTs and VTs are,
therefore, basic data for the IED. The user has to set the rated secondary and primary currents
and voltages of the CTs and VTs to provide the IED with their rated ratios.
The CT and VT ratio and the name on respective channel is done under Main menu/Hardware/
Analog modules in the Parameter Settings tool or on the HMI.
M16988-1 v11
Table 31: TRM - Energizing quantities, rated values and limits for protection transformer
Description Value
Frequency
Rated frequency fr 50/60 Hz
Current inputs
Rated current Ir 1 or 5 A
Description Value
Thermal withstand 450 V for 10 s
420 V continuously
Burden < 20 mVA at 110 V
< 80 mVA at 220 V
**) all values for individual voltage inputs
Note! All current and voltage data are specified as RMS values at rated frequency
Table 32: TRM - Energizing quantities, rated values and limits for measuring transformer
Description Value
Frequency
Rated frequency fr 50/60 Hz
Current inputs
Rated current Ir 1A 5A
Voltage inputs *)
Rated voltage Ur 110 or 220 V
SEMOD53376-2 v6
The debounce filter eliminates bounces and short disturbances on a binary input.
A time counter is used for filtering. The time counter is increased once in a millisecond when a
binary input is high, or decreased when a binary input is low. A new debounced binary input
signal is forwarded when the time counter reaches the set DebounceTime value and the
debounced input value is high or when the time counter reaches 0 and the debounced input
value is low. The default setting of DebounceTime is 1 ms.
The binary input ON-event gets the time stamp of the first rising edge, after which the counter
does not reach 0 again. The same happens when the signal goes down to 0 again.
Binary input wiring can be very long in substations and there are electromagnetic fields from
for example nearby breakers. An oscillation filter is used to reduce the disturbance from the
system when a binary input starts oscillating.
An oscillation counter counts the debounced signal state changes during 1 s. If the counter
value is greater than the set value OscBlock, the input signal is blocked. The input signal is
ignored until the oscillation counter value during 1 s is below the set value OscRelease.
4.1.3 Settings
GUID-07348953-4A72-444B-A31A-030ABEA8E0C4 v1
OscBlock must always be set to a value greater than OscRelease. If this is not
done, oscillation detection will not function correctly, and the resulting
behaviour will be undefined.
5.1.1 Identification
GUID-84392EFF-4D3F-4A67-A6ED-34C6E98574D6 v1
5.1.2 Settings
PID-7235-SETTINGS v1
5.2.1 Identification
GUID-03AB7AEE-87D3-4F3C-B6B9-B1EB1B538E38 v1
LHMICTRL
CLRLEDS HMI-ON
RED-S
YELLOW-S
YELLOW-F
CLRPULSE
LEDSCLRD
IEC09000320-1-en.vsd
IEC09000320 V1 EN-US
5.2.3 Signals
PID-3992-INPUTSIGNALS v6
PID-3992-OUTPUTSIGNALS v6
5.3.1 Identification
GUID-6E36C0BC-F284-4C88-A4A8-9535D3BE8B14 v2
GRP2_LED1 -
GRP2_LED15
GRP3_LED1 -
GRP3_LED15
LEDGEN
BLOCK NEWIND
RESET ACK
IEC09000321-1-en.vsd
IEC09000321 V1 EN-US
GRP1_LED1
^HM1L01R
^HM1L01Y
^HM1L01G
IEC09000322 V1 EN-US
5.3.3 Signals
PID-4114-INPUTSIGNALS v5
PID-4114-OUTPUTSIGNALS v5
PID-1697-INPUTSIGNALS v18
5.3.4 Settings
PID-4114-SETTINGS v6
PID-1697-SETTINGS v18
5.4 LCD part for HMI function keys control module GUID-EECAE7FA-7078-472C-A429-F7607DB884EB v2
5.4.1 Identification
GUID-E6611022-5EA3-420D-ADCD-9D1E7604EFEB v1
FNKEYMD1
^LEDCTL1 ^FKEYOUT1
IEC09000327 V1 EN-US
5.4.3 Signals
PID-7243-INPUTSIGNALS v1
PID-7243-OUTPUTSIGNALS v1
5.4.4 Settings
PID-7243-SETTINGS v1
PID-7236-SETTINGS v1
GUID-BCE87D54-C836-40EE-8DA7-779B767059AB v2
For setting ReqAuthority, when users are configured through local or central
account management, the default behavior of the function keys are to only
operate if a user is logged in, and the user have the required rights. This
authentication check can be configured to be bypassed per function key by
changing the ReqAuthority from ON to OFF. To be able to change this, the user
changing it have to have the Security advanced right.
MenuShortcut values are product dependent and created dynamically depending on the
product main menu.
IEC13000239-3-en.vsd
IEC13000239 V3 EN-US
• Keypad
• Display (LCD)
• LED indicators
• Communication port for PCM600
The LHMI keypad contains push-buttons which are used to navigate in different views or
menus. The push-buttons are also used to acknowledge alarms, reset indications, provide help
and switch between local and remote control mode.
The keypad also contains programmable push-buttons that can be configured either as menu
shortcut or control buttons.
24
1
23
2
18
3
19
4
6 20
21
7 22
8 9 10 11 12 13 14 15 16 17
IEC15000157-2-en.vsd
IEC15000157 V2 EN-US
Figure 11: LHMI keypad with object control, navigation and command push-buttons and
RJ-45 communication port
22 Communication port
23 Programmable indication LEDs
24 IED status LEDs
The LHMI includes a graphical monochrome liquid crystal display (LCD) with a resolution of 320
x 240 pixels. The character size can vary. The amount of characters and rows fitting the view
depends on the character size and the view that is shown.
IEC15000270-1-en.vsdx
IEC15000270 V1 EN-US
1 Path
2 Content
3 Status
4 Scroll bar (appears when needed)
• The path shows the current location in the menu structure. If the path is too long to be
shown, it is truncated from the beginning, and the truncation is indicated with three dots.
• The content area shows the menu content.
• The status area shows the current IED time, the user that is currently logged in and the
object identification string which is settable via the LHMI or with PCM600.
• If text, pictures or other items do not fit in the display, a vertical scroll bar appears on the
right. The text in content area is truncated from the beginning if it does not fit in the
display horizontally. Truncation is indicated with three dots.
IEC15000138-1-en.vsdx
IEC15000138 V1 EN-US
The function key button panel shows on request what actions are possible with the function
buttons. Each function button has a LED indication that can be used as a feedback signal for
the function button control action. The LED is connected to the required signal with PCM600.
IEC13000281-1-en.vsd
GUID-C98D972D-D1D8-4734-B419-161DBC0DC97B V1 EN-US
IEC13000240-1-en.vsd
GUID-5157100F-E8C0-4FAB-B979-FD4A971475E3 V1 EN-US
The LHMI includes three status LEDs above the display: Ready, Start and Trip.
There are 15 programmable indication LEDs on the front of the LHMI. Each LED can indicate
three states with the colors: green, yellow and red. The texts related to each three-color LED
are divided into three panels.
There are 3 separate panels of LEDs available. The 15 physical three-color LEDs in one LED
group can indicate 45 different signals. Altogether, 135 signals can be indicated since there are
three LED groups. The LEDs are lit according to priority, with red being the highest and green
the lowest priority. For example, if on one panel there is an indication that requires the green
LED to be lit, and on another panel there is an indication that requires the red LED to be lit, the
red LED takes priority and is lit. The LEDs can be configured with PCM600 and the operation
mode can be selected with the LHMI or PCM600.
Information panels for the indication LEDs are shown by pressing the Multipage button.
Pressing that button cycles through the three pages. A lit or un-acknowledged LED is indicated
with a highlight. Such lines can be selected by using the Up/Down arrow buttons. Pressing the
Enter key shows details about the selected LED. Pressing the ESC button exits from
information pop-ups as well as from the LED panel as such.
The Multipage button has a LED. This LED is lit whenever any LED on any panel is lit. If there are
un-acknowledged indication LEDs, then the Multipage LED blinks. To acknowledge LEDs, press
the Clear button to enter the Reset menu (refer to description of this menu for details).
There are two additional LEDs which are next to the control buttons and . These
LEDs can indicate the status of two arbitrary binary signals by configuring the
OPENCLOSE_LED function block. For instance, OPENCLOSE_LED can be connected to a circuit
breaker to indicate the breaker open/close status on the LEDs.
IEC16000076-1-en.vsd
IEC16000076 V1 EN-US
The function blocks LEDGEN and GRP1_LEDx, GRP2_LEDx and GRP3_LEDx (x=1-15) controls and
supplies information about the status of the indication LEDs. The input and output signals of
the function blocks are configured with PCM600. The input signal for each LED is selected
individually using SMT or ACT. Each LED is controlled by the GRPn_LEDx (n=1-3) function block
that controls the color and the operating mode.
Each indication LED on local HMI can be set individually to operate in 6 different sequences;
two as follow type and four as latch type. Two of the latching sequence types are intended to
be used as a protection indication system, either in collecting or restarting mode, with reset
functionality. The other two are intended to be used as signalling system in collecting mode
with acknowledgment functionality.
There are three status LEDs above the LCD in front of the IED: green, yellow and red.
The green LED has a fixed function that presents the healthy status of the IED. The yellow and
red LEDs are user configured. The yellow LED can be used to indicate that a disturbance report
is triggered (steady) or that the IED is in test mode (flashing). The red LED can be used to
indicate a trip command.
• Green LED: unlit > no power; blinking > startup or abnormal situation (IED is not in
service); steady > IED is in service
• Yellow LED: unlit > no attention required; blinking > IED is in Testmode (IED is not in
normal service); steady > at least one of the signals configured to turn the yellow LED on
has been active
• Red LED: unlit > no attention required; blinking > user performs a common write from
PCM600; steady > at least one of the signals configured to turn the red LED on has been
active
The yellow and red status LEDs are configured in the disturbance recorder function, DRPRDRE,
by connecting a start or trip signal from the actual function to a BxRBDR binary input function
block using the PCM600, and configuring the setting to Off, Start or Trip for that particular
signal.
Collecting mode
• LEDs that are used in the collecting mode of operation are accumulated continuously until
the unit is acknowledged manually. This mode is suitable when the LEDs are used as a
simplified alarm system. When all three inputs (red, yellow and green) are connected to
different sources of events for the same function block, collecting mode shows the
highest priority LED color that was activated since the latest acknowledgment was made.
If a number of different indications were made since the latest acknowledgment, it is not
possible to get a clear view of what triggered the latest event without looking at the
sequence of events list. A condition for getting the sequence of events is that the signals
have been engineered in the disturbance recorder.
Re-starting mode
• In the re-starting mode of operation each new start resets all previous active LEDs and
activates only those which appear during one disturbance. Only LEDs defined for re-
starting mode with the latched sequence type 6 (LatchedReset-S) will initiate a reset and a
restart at a new disturbance. A disturbance is defined to end a settable time after the
reset of the activated input signals or when the maximum time limit has elapsed. In
sequence 6, the restarting or reset mode means that upon occurrence of any new event,
all previous indications will be reset. This facilitates that only the LED indications related
to the latest event is shown.
Acknowledgment/reset GUID-E6727E8F-C28B-4295-AE21-BC5643363805 v3
• Automatic reset
• The automatic reset can only be performed for LED indications defined for re-
starting mode with the latched sequence type 6 (LatchedReset-S). When the
automatic reset of the LEDs has been performed, still persisting indications will be
indicated with a steady light.
The figures below show the function of available sequences selectable for each LED separately.
The following 6 sequences are available:
• Sequence 1: Follow-S
• Sequence 2: Follow-F
• Sequence 3: LatchedAck-F-S
• Sequence 4: LatchedAck-S-F
• Sequence 5: LatchedColl-S
• Sequence 6: LatchedReset-S
For sequence 1 and 2, which are of the Follow type, the acknowledgment (Ack ) /reset function
is not applicable because the indication shown by the LED follows its input signal. Sequence 3
and 4, which are of the Latched type with acknowledgement, are only working in collecting
(Coll) mode. Sequence 5 is working according to Latched type and collecting mode while
Sequence 6 is working according to Latched type and re-starting (Reset) mode. The letters S
and F in the sequence names have the meaning S = Steady and F = Flash.
At the activation of the input signal to any LED, the indication on the corresponding LED
obtains a color that corresponds to the activated input, and operates according to the
selected sequence diagrams shown below.
In the sequence diagrams the different statuses of the LEDs are shown using the following
symbols:
Activating
signal
LED
IEC01000228_2_en.vsd
IEC01000228 V2 EN-US
Activating
signal GREEN
Activating
signal RED
LED G G R G
IEC09000312_1_en.vsd
IEC09000312 V1 EN-US
Activating
signal
LED
Acknow.
en01000231.vsd
IEC01000231 V1 EN-US
The sequence described below is valid only if the same function block is used
for all three colour LEDs.
When an acknowledgment is performed, all indications that appear before the indication with
higher priority has been reset, will be acknowledged, independent of if the low priority
indication appeared before or after acknowledgment. In figure 21 it is shown the sequence
when a signal of lower priority becomes activated after acknowledgment has been performed
on a higher priority signal. The low priority signal will be shown as acknowledged when the
high priority signal resets.
Activating
signal GREEN
Activating
signal RED
R R G
LED
Acknow
IEC09000313_1_en.vsd
IEC09000313 V1 EN-US
Activating
signal GREEN
Activating
signal YELLOW
Activating
signal RED
LED G Y R R Y
Acknow.
IEC09000314-1-en.vsd
IEC09000314 V1 EN-US
Activating
signal GREEN
Activating
signal YELLOW
Activating
signal RED
LED G G R R Y
Acknow.
IEC09000315-1-en.vsd
IEC09000315 V1 EN-US
Activating
signal
LED
Reset
IEC01000235_2_en.vsd
IEC01000235 V2 EN-US
Activating
signal GREEN
Activating
signal RED
R G
LED
Reset
IEC09000316_1_en.vsd
IEC09000316 V1 EN-US
Disturbance
tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000239_2-en.vsd
IEC01000239 V2 EN-US
Disturbance Disturbance
tRestart tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000240_2_en.vsd
IEC01000240 V2 EN-US
Disturbance
tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000241_2_en.vsd
IEC01000241 V2 EN-US
Disturbance
tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000242_2_en.vsd
IEC01000242 V2 EN-US
Local Human-Machine-Interface (LHMI) has five function buttons, directly to the left of the
LCD, that can be configured either as menu shortcut or control buttons. Each button has an
indication LED that can be configured in the application configuration.
When used as a menu shortcut, a function button provides a fast way to navigate between
default nodes in the menu tree. When used as a control, the button can control a binary signal.
Each output on the FNKEYMD1 - FNKEYMD5 function blocks can be controlled from the LHMI
function keys. By pressing a function button on the LHMI, the output status of the actual
function block will change. These binary outputs can in turn be used to control other function
blocks, for example, switch control blocks, binary I/O outputs etc.
FNKEYMD1 - FNKEYMD5 function block also has a number of settings and parameters that
control the behavior of the function block. These settings and parameters are normally set
using the PST.
Setting OFF
Input value
Output value
IEC09000330-2-en.vsd
IEC09000330 V2 EN-US
In this mode the output toggles each time the function key has been pressed for more than
500ms. Note that the input attribute is reset each time the function block executes. The
function block execution is marked with a dotted line below.
Input value
500ms 500ms 500ms
Output value
IEC09000331_1_en.vsd
IEC09000331 V2 EN-US
In this mode the output sets high (1) when the function key has been pressed for more than
500ms and remains high according to set pulse time. After this time the output will go back to
0. The input attribute is reset when the function block detects it being high and there is no
output pulse.
Note that the third positive edge on the input attribute does not cause a pulse, since the edge
was applied during pulse output. A new pulse can only begin when the output is zero; else the
trigger edge is lost.
Input value
500ms 500ms 500ms 500ms
IEC09000332_2_en.vsd
IEC09000332 V2 EN-US
safety reasons; the idea is that the function key LEDs should always reflect the actual status of
any primary equipment monitored by these LEDs.
When users are configured through local or central account management, the default behavior
of the function keys are to only operate if a user is logged in, and the user have the required
rights. This authentication check can be configured to be bypassed per function key by
changing the ReqAuthority from ON to OFF. To be able to change this, the user changing it
have to have the Security advanced right.
Authority can be disabled using parameter Authority. Each function key has the parameter
Authority, which can be enabled or disabled using LHMI or PCM 600. User must have Security
Advanced rights to configure the Authority parameter of the function key.
6.1.1 Identification
GUID-1E140EA0-D198-443A-B445-47CEFD2E6134 v1
PMUCONF contains the PMU configuration parameters for both IEEE C37.118 and IEEE 1344
protocols. This means all the required settings and parameters in order to establish and define
a number of TCP and/or UDP connections with one or more PDC clients (synchrophasor client).
This includes port numbers, TCP/UDP IP addresses, and specific settings for IEEE C37.118 as
well as IEEE 1344 protocols.
The Figure 33 demonstrates the communication configuration diagram. As can be seen, the
IED can support communication with maximum 8 TCP clients and 6 UDP client groups,
simultaneously. Every client can communicate with only one instance of the two available
PMUREPORT function block instances at a time. It means that one client cannot communicate
with both PMUREPORT:1 and PMUREPORT:2 at the same time. However, multiple clients can
communicate with the same instance of PMUREPORT function block at the same time. For TCP
clients, each client can decide to communicate with an existing instance of PMUREPORT by
knowing the corresponding PMU ID for that PMUREPORT instance. Whereas, for UDP clients,
the PMUREPORT instance for each UDP channel is defined by the user in the PMU and the client
has to know the PMU ID corresponding to that instance in order to be able to communicate.
More information is available in the sections Short guidance for the use of TCP and Short
guidance for the use of UDP.
IED
PMU ID
1344/C37.118
PMUREPORT: 1 PMUREPORT: 2 TCP Client_1
1344/C37.118
TCP Client_2
1344/C37.118
TCP Client_3
PMU ID: X
1344/C37.118
TCP IP TCP Client_4
PMU ID: Y 1344/C37.118
TCP Port TCP Client_5
1344/C37.118 TCP Client_6
1344/C37.118 TCP Client_7
1344/C37.118 TCP Client_8
PMU ID
IEC140000117-1.en.vsd
IEC140000117 V2 EN-US
Four message types are defined in IEEE C37.118 standard: data, configuration, header, and
command frames. The first three message types are transmitted from the PMU/PDC that
serves as the data source, and the last one (command frame) is received by the PMU/PDC.
These four message types are defined in IEEE C37.118 standard as follows:
There is a default header file, named "ieee1344header.txt", located in the "tools" folder in the
IED. The user is allowed to access and update this text file and write it back to the IED using a
FTP client (e.g. Filezilla).
If the user-defined (updated) header file is larger than 1400 bytes, then it will be truncated to
1400 bytes in both IEEE C37.118 and IEEE1344 protocols.
Both PMU reporting instances are using the same header file (ieee1344header.txt) and this
header file is used for both IEEE C37.118 and IEEE1344 protocols.
Port 7001 is used by the SPA on TCP/IP (field service tool). If the port is used for
any other protocol, for example C37.118, the SPA on TCP/IP stops working.
The IED supports 8 concurrent TCP connections using IEEE1344 and/or C37.118 protocol. The
following parameters are used to define the TCP connection between the IED and the TCP
clients:
1. 1344TCPport– TCP port for control of IEEE 1344 data for TCP clients
2. C37.118TCPport – TCP port for control of IEEE C37.118 data for TCP clients
As can be seen, there are two separate parameters in the IED for selecting port numbers for
TCP connections; one for IEEE1344 protocol (1344TCPport) and another one for C37.118
protocol (C37.118 TCPport). Client can communicate with the IED over IEEE1344 protocol using
the selected TCP port defined in 1344TCPport, and can communicate with the IED over IEEE
C37.118 protocol using the selected TCP port number in C37.118TCPport.
All the frames (the header frame, configuration frame, command frame and data frame) are
communicated over the same TCP port. The client can request (by sending a command frame)
a configuration and/or header via the TCP channel and the requested configuration and/or
header will be sent back to the client (as Configuration frame/Header frame) over the same
TCP channel.
Once the TCP client connects to the IED, the client has to necessarily send a command frame
to start a communication. As shown in Figure 33, the IED can support 2 PMUREPORT instances
and the client has to specify the PMU ID Code in order to know which PMUREPORT data needs
to be sent out to that client. In this figure, X and Y are referring to the user-defined PMU ID
Codes for PMUREPORT instances 1 or 2, respectively. It is up to the TCP client to decide which
PMUREPORT function block shall communicate with that client. Upon successful reception of
the first command by the IED, the PMU ID will be extracted out of the command; if there is a
PMUREPORT instance configured in the IED with matching PMU ID, then the client connection
over TCP with the IED will be established and further communication will take place.
Otherwise, the connection will be terminated and the TCPCtrlCfgErrCnt is incremented in the
PMU Diagnostics on the Local HMI under Main menu/Diagnostics/Communication/PMU
diagnostics/PMUSTATUS:1
It is possible to turn off/on the TCP data communication by sending a IEEE1344 or C37.118
command frame remotely from the client to the PMU containing RTDOFF/RTDON command.
At any given point of time maximum of 8 TCP clients can be connected to the IED for
IEEE1344/C37.118 protocol. If there is an attempt made by the 9th client, the connection to the
new client will be terminated without influencing the connection of the other clients already
connected. A list of active clients can be seen on the Local HMI in the diagnostics menu under
Main menu/Diagnostics/Communication/PMU diagnostics/PMUSTATUS:1
The IED supports maximum of 6 concurrent UDP streams. They can be individually configured
to send IEEE1344 or C37.118 data frames as unicast / multicast. Note that [x] at the end of
each parameter is referring to the UDP stream number (UDP client group) and is a number
between 1 and 6. Each of the 6 UDP groups in the IED has the following settings:
4. UDPDestAddres[x] – UDP destination address for UDP client group[x] (unicast / multicast
address range)
5. UDPDestPort[x] – UDP destination port number for UDP client group[x]
6. TCPportUDPdataCtrl[x] – TCP port to control of data sent over UDP client group[x], i.e. to
receive commands and send configuration frames
7. SendCfgOnUDP[x] – Send configuration frame 2 (CFG-2) on UDP for client group[x]
It is possible to turn off/on the UDP data communication either by setting the parameter
SendDataUDP[x] to Off/On locally in the PMU or by sending a C37.118 or IEEE1344 command
frame (RTDOFF/RTDON) remotely from the client to the PMU as defined in IEEE 1344/C37.118
standard.
However, such a remote control to stop the streams from the client is only possible when the
parameter SendDataUDP[x] is set to SetByProtocol. The command RTDOFF/RTDON sent by
the client is stored in the IED, i.e. if the IED is rebooted for some reason, the state of the
stream will remain the same.
If the parameter SendDataUDP[x] is set toOn the RTDOFF/RTDON commands received from
the clients are ignored in the IED.
The UDP implementation in the IED is a UDP_TCP. This means that by default, only the data
frames are sent out on UDP stream and the header frame, configuration frame and command
frame are sent over TCP. This makes the communication more reliable especially since
commands are sent over TCP which performs request/acknowledgment exchange to ensure
that no data (command in this case) is lost.
However, by setting the parameter SendCfgOnUDP[x] to On, the configuration frame 2 (CFG-2)
of IEEEC37.118 data stream is cyclically sent on the corresponding UDP stream (UDP client
group[x]) once per minute. This is useful in case of multicast UDP data stream when a lot of
PMU clients are receiving the same UDP stream from the same UDP group (UDP client
group[x]).
As shown in Figure 33, there are maximum 2 instances of PMUREPORT function blocks
available in the IED. Each UDP client group[x] can only connect to one of the PMUREPORT
instances at the same time. This is defined in the PMU by the parameter PMUReportUDP[x]
which is used to define the instance number of PMUREPORT function block that must send
data on this UDP stream (UDP client group[x]).
The data streams in the IED can be sent as unicast or as multicast. The user-defined IP address
set in the parameter UDPDestAddress[x] for each UDP stream defines if it is a Unicast or
Multicast. The address range 224.0.0.0 to 239.255.255.255 (Class D IP addresses) is treated as
multicast. Any other IP address outside this range is treated as unicast and the UDP data will
be only sent to that specific unicast IP address. In addition to UDPDestAddress[x] parameter,
UDPDestPort[x] parameter is used to define the UDP destination port number for UDP client
group[x].
In case of multicast IP, it will be the network switches and routers that take care of replicating
the packet to reach multiple receivers. Multicast mechanism uses network infrastructure
efficiently by requiring the IED to send a packet only once, even if it needs to be delivered to a
large number of receivers.
If there are more than one UDP client group defined as multicast, the user shall set different
multicast IP addresses for each UDP group.
The PMU clients receiving the UDP frames can also connect to the IED to request (command
frame) config frame 1, config frame 2, config frame 3, or header frame, and to disable/enable
real time data. This can be done by connecting to the TCP port selected in
TCPportUDPdataCtrl[x] for each UDP group. This connection is done using TCP. The IED allows
4 concurrent client connections for every TCPportUDPdataCtrl[x] port (for each UDP client
group[x]).
If the client tries to connect on TCPportUDPdataCtrl[x] port using a PMU-ID other than what is
configured for that PMUREPORT instance (PMUReportUDP[x]), then that client is immediately
disconnected and the UDPCtrlCfgErrCnt is incremented in PMU Diagnostics on LHMI at Main
menu/Diagnostics/Communication/PMU diagnostics/PMUSTATUS:1
Even if the parameter SendDataUDP[x] is set to Off it is still possible for the clients to connect
on the TCP port and request the configuration frames.
PID-6710-SETTINGS v4
6.2.1 Identification
GUID-0090956B-48F1-4E8B-9A40-90044C71DF20 v1
The phasor measurement reporting block moves the phasor calculations into an IEEE C37.118
and/or IEEE 1344 synchrophasor frame format. The PMUREPORT block contains parameters
for PMU performance class and reporting rate, the IDCODE and Global PMU ID, format of the
data streamed through the protocol, the type of reported synchrophasors, as well as settings
for reporting analog and digital signals.
The message generated by the PMUREPORT function block is set in accordance with the IEEE
C37.118 and/or IEEE 1344 standards.
There are settings for Phasor type (positive sequence, negative sequence or zero sequence in
case of 3-phase phasor and L1, L2 or L3 in case of single phase phasor), PMU's Service class
(Protection or Measurement), Phasor representation (polar or rectangular) and the data types
for phasor data, analog data and frequency data.
Synchrophasor data can be reported to up to 8 clients over TCP and/or 6 UDP group clients for
multicast or unicast transmission of phasor data from the IED. More information regarding
synchrophasor communication structure and TCP/UDP configuration is available in section
C37.118 Phasor Measurement Data Streaming Protocol Configuration.
Multiple PMU functionality can be configured in the IED, which can stream out same or
different data at different reporting rates or different performance (service) classes. There are
2 instances of PMU functionality available in the IED. Each instance of PMU functionality
includes a set of PMU reporting function blocks tagged by the same instance number (1 or 2).
As shown in the following figures, each set of PMU reporting function blocks includes
PMUREPORT, PHASORREPORT1-4, ANALOGREPORT1-3, and BINARYREPORT1-3 function blocks.
In general, each instance of PMU functionality has 32 configurable phasor channels
(PHASORREPORT1–4 blocks), 24 analog channels (ANALOGREPORT1-3 blocks), and 28 digital
channels (24 digital-report channels in BINARYREPORT1-3 and 4 trigger-report channels in
PMUREPORT function block). Special rules shall be taken into account in PCM600 for
Application Configuration and Parameter Settings of multiple PMUREPORT blocks. These rules
are explained in the Application Manual in section PMU Report Function Blocks Connection
Rules.
Figure 34 shows both instances of the PMUREPORT function block. As seen, each PMUREPORT
instance has 4 predefined binary input signals corresponding to the Bits 03-00: Trigger Reason
defined in STAT field of the Data frame in IEEE C37.118.2 standard. These are predefined inputs
for Frequency Trigger, Rate of Change of Frequency trigger, Magnitude High and Magnitude
Low triggers.
IEC140000118-2-en.vsd
IEC140000118 V2 EN-US
IEC140000119-2-en.vsd
IEC140000119 V2 EN-US
IEC140000120-2-en.vsd
IEC140000120 V2 EN-US
IEC140000121-2-en.vsd
IEC140000121 V2 EN-US
PMUREPORT
BLOCK TIMESTAT
^FREQTRIG
^DFDTTRIG
^MAGHIGHTRIG
^MAGLOWTRIG
IEC140000102-1_en.vsd
IEC140000102 V1 EN-US
ANALOGREPORT1
^ANALOG1
^ANALOG2
^ANALOG3
^ANALOG4
^ANALOG5
^ANALOG6
^ANALOG7
^ANALOG8
IEC140000107-1_en.vsd
IEC140000107 V1 EN-US
ANALOGREPORT2
^ANALOG9
^ANALOG10
^ANALOG11
^ANALOG12
^ANALOG13
^ANALOG14
^ANALOG15
^ANALOG16
IEC140000108-1_en.vsd
IEC140000108 V1 EN-US
ANALOGREPORT3
^ANALOG17
^ANALOG18
^ANALOG19
^ANALOG20
^ANALOG21
^ANALOG22
^ANALOG23
^ANALOG24
IEC140000109-1_en.vsd
IEC140000109 V1 EN-US
BINARYREPORT1
^BINARY1
^BINARY2
^BINARY3
^BINARY4
^BINARY5
^BINARY6
^BINARY7
^BINARY8
IEC140000110-1_en.vsd
IEC140000110 V1 EN-US
BINARYREPORT2
^BINARY9
^BINARY10
^BINARY11
^BINARY12
^BINARY13
^BINARY14
^BINARY15
^BINARY16
IEC140000111-1_en.vsd
IEC140000111 V1 EN-US
BINARYREPORT3
^BINARY17
^BINARY18
^BINARY19
^BINARY20
^BINARY21
^BINARY22
^BINARY23
^BINARY24
IEC140000112-1_en.vsd
IEC140000112 V1 EN-US
PHASORREPORT1
^PHASOR1
^PHASOR2
^PHASOR3
^PHASOR4
^PHASOR5
^PHASOR6
^PHASOR7
^PHASOR8
IEC140000103-1_en.vsd
IEC140000103 V1 EN-US
PHASORREPORT2
^PHASOR9
^PHASOR10
^PHASOR11
^PHASOR12
^PHASOR13
^PHASOR14
^PHASOR15
^PHASOR16
IEC140000104-1_en.vsd
IEC140000104 V1 EN-US
PHASORREPORT3
^PHASOR17
^PHASOR18
^PHASOR19
^PHASOR20
^PHASOR21
^PHASOR22
^PHASOR23
^PHASOR24
IEC140000105-1_en.vsd
IEC140000105 V1 EN-US
PHASORREPORT4
^PHASOR25
^PHASOR26
^PHASOR27
^PHASOR28
^PHASOR29
^PHASOR30
^PHASOR31
^PHASOR32
IEC140000106-1_en.vsd
IEC140000106 V1 EN-US
PID-6244-INPUTSIGNALS v2
PID-6244-OUTPUTSIGNALS v2
PID-6238-INPUTSIGNALS v2
PID-6239-INPUTSIGNALS v2
PID-6240-INPUTSIGNALS v2
PID-6241-INPUTSIGNALS v3
PID-6242-INPUTSIGNALS v2
PID-6243-INPUTSIGNALS v2
PID-6252-INPUTSIGNALS v3
PID-6253-INPUTSIGNALS v2
PID-6254-INPUTSIGNALS v2
PID-6255-INPUTSIGNALS v2
PID-6244-SETTINGS v2
PID-6238-SETTINGS v2
PID-6239-SETTINGS v2
PID-6240-SETTINGS v2
PID-6252-SETTINGS v2
PID-6253-SETTINGS v2
PID-6254-SETTINGS v2
PID-6255-SETTINGS v2
PID-6238-MONITOREDDATA v2
PID-6239-MONITOREDDATA v2
PID-6240-MONITOREDDATA v2
PID-6241-MONITOREDDATA v2
PID-6242-MONITOREDDATA v2
PID-6243-MONITOREDDATA v2
PID-6252-MONITOREDDATA v3
PID-6253-MONITOREDDATA v2
PID-6254-MONITOREDDATA v2
PID-6255-MONITOREDDATA v2
The Phasor Measurement Unit (PMU) features three main functional principles:
• To measure the power system related AC quantities (voltage, current) and to calculate the
phasor representation of these quantities.
• To synchronize the calculated phasors with the UTC by time-tagging, in order to make
synchrophasors (time is reference).
• To publish all phasor-related data by means of TCP/IP or UDP/IP, following the standard
IEEE C37.118 protocol.
The C37.118 standard imposes requirements on the devices and describes the communication
message structure and data. The PMU complies with all the standard requirements with a
specific attention to the Total Vector Error (TVE) requirement. The TVE is calculated using the
following equation:
2
( X r ( n ) - X r )2 + ( X i ( n ) - X i )
TVE =
X r2 + X i2
GUID-80D9B1EA-A770-4F50-9530-61644B4DEBBE V1 EN-US (Equation 1)
where,
In order to comply with TVE requirements, special calibration is done in the factory on the
analog input channels of the PMU, resulting in increased accuracy of the measurements. The
IEEE C37.118 standard also imposes a variety of steady state and dynamic requirements which
are fulfilled in the IED with the help of high accuracy measurements and advanced filtering
techniques.
Figure 38 shows an overview of the PMU functionality and operation. In this figure, only one
instance of PMUREPORT (PMUREPORT1) is shown. Note that connection of different signals to
the PMUREPORT, in this figure, is only an example and the actual connections and reported
signals on the IEEEC37.118/1344 can be defined by the user.
U/I samples
PMUREPORT1
MU PHASOR1
PHASOR2 8 TCP
U IEEEC37.118 / 1344
TRM SMAI messages NUM
I
U 6 UDC
TRM PHASOR32
I
ANALOG1
I/P MIM SMMI ANALOG2
MEAS. ANALOG24
BINARY1
BINARY2
BIM
OR
BINARY24
PROTECTION
GPS / OP
IRIG-B FREQTRIG
UP
DFDTTRIG
OC
PPS time data MAGHIGHTRIG
MAGLOWTRIG
UV
IEC140000146-1-en.vsd
IEC140000146 V2 EN-US
The TRM modules are individually AC-calibrated in the factory. The calibration data is stored in
the prepared area of the TRM EEProm. The pre-processor block is extended with calibration
compensation and a new angle reference method based on timestamps. The AI3P output of
the preprocessor block is used to provide the required information for each respective
PMUREPORT phasor channel. More information about preprocessor block is available in the
section Signal matrix for analog inputs SMAI.
By using patented algorithm the IED can track the power system frequency in quite wide range
from 9 Hz to 95 Hz. In order to do that, the three-phase voltage signal shall be connected to
the IED. Then IED can adapt its filtering algorithm in order to properly measure phasors of all
current and voltage signals connected to the IED. This feature is essential for proper operation
of the PMUREPORT function or for protection during generator start-up and shut-down
procedure.
This adaptive filtering is ensured by proper configuration and settings of all relevant pre-
processing blocks, see Signal matrix for analog inputs in the Application manual. Note that in
all preconfigured IEDs such configuration and settings are already made and the three-phase
voltage are used as master for frequency tracking. With such settings the IED will be able to
properly estimate the magnitude and the phase angle of measured current and voltage
phasors in this wide frequency range.
One of the important functions of a PMU is reporting a very accurate system frequency to the
PDC client. In the IED, each of the PMUREPORT instances is able to report an accurate
frequency. Each voltage-connected preprocessor block (SMAI block) delivers the frequency
data, derived from the analog input AC voltage values, to the respective voltage phasor
As a result, the first voltage phasor is always the one delivering the system frequency to the
PDC client and if, by any reason, this voltage gets disconnected then the next available voltage
phasor is automatically used as the frequency source and so on. If the first voltage phasor
comes back, since it has a higher priority compare to the currently selected phasor channel,
after 500 ms it will be automatically selected again as the frequency source. There is also an
output available on the component which shows if the reference frequency is good, error or
reference channel unavailable.
It is possible to monitor the status of the frequency reference channel (frequency source) for
the respective PMUREPORT instance on Local HMI under Test/Function status/
Communication/Station Communication/PMU Report/PMUREPORT:1/Outputs, where the
FREQREFCHSEL output shows the selected channel as the reference for frequency and
FREQREFCHERR output states if the reference frequency is good, or if there is an error or if the
reference channel is unavailable. For more information refer to the table PMUREPORT
monitored data.
PID-6244-MONITOREDDATA v2
The PMUREPORT function block implements the reporting filters designed to avoid aliasing as
the reporting frequency is lower than the sample/calculation frequency. This means, the
synchrophasor and frequency data which are included in the C37.118 synchrophasor streaming
data are filtered in order to suppress aliasing effects, as the rate of the C37.118 data is slower
than the data rate for internal processing. For this purpose, there is an anti-aliasing filter
designed for each reporting rate. The correct anti-aliasing filter will be automatically selected
based on the reporting rate and the performance class (P/M) settings. The filters are designed
to attenuate all aliasing frequencies to at least -40 dB (a gain of 0.01) at M class.
For example, when the synchrophasor measurement follows the fundamental frequency
beyond the fixed Nyquist limits in C37.118 standard, the anti-aliasing filter stopband moves
with the measured fundamental frequency. This has to be considered in connection with
C37.118, where the passband is defined relative to a fixed nominal frequency as shown in the
equation 2.
Fs
f0 ±
2
IECEQUATION2418 V1 EN-US (Equation 2)
where,
The internal calculation of analog values in the IED is based on 32 bit floating point. Therefore,
if the user selects to report the analog data (AnalogDataType) as Integer, there will be a down-
conversion of a 32 bit floating value to a new 16 bit integer value. In such a case, in order to
optimize the resolution of the reported analog data, the user-defined analog scaling is
implemented in the IED.
The analog scaling in the IED is automatically calculated by use of the user-defined parameters
AnalogXRange for the respective analog channel X. The analog data value on the input X will
have a range between -AnalogXRange and +AnalogXRange. The resulting scale factor will be
applied to the reported analog data where applicable.
AnalogXRange ´ 2
S calefactor =
65535.0
offset = 0.0
65535.0 = 16 bit integer range
IECEQUATION2443 V1 EN-US
According to the IEEE C37.118.2 standard, the scale factors (conversion factor) for analog
channels are defined in configuration frame 2 (CFG-2) and configuration frame 3 (CFG-3)
frames as follows:
• CFG-2 frame: The field ANUNIT (4 bytes) specifies the conversion factor as a signed 24 bit
word for user defined scaling. Since it is a 24 bit integer, in order to support the floating
point scale factor, the scale factor itself is multiplied in 10, so that a minimum of 0.1 scale
factor can be sent over the CFG-2 frame. The resulting scale factor is rounded to the
nearest decimal value. The clients receiving the Analog scale factor over CFG-2 should
divide the received scale factor by 10 and then apply it to the corresponding analog data
value.
• CFG-3 frame: The field ANSCALE (8 bytes) specifies the conversion factor as X’ = M * X + B
where; M is magnitude scaling in 32 bit floating point (first 4 bytes) and B is the offset in
32 bit floating point (last 4 bytes).
The server uses CFG-3 scale factor to scale the analog data values. As a result, the clients which
use scale factors in CFG-3 in order to recalculate analog values, will get a better resolution than
using the scale factors in CFG-2.
Example 1:
AnalogXRange = 3277.0
IECEQUATION2446 V1 EN-US
(3277.0 ´ 2.0 )
sc alefactor = = 0.1 a nd offset = 0.0
65535.0
IECEQUATION2447 V1 EN-US
The scale factor will be sent as 1 on configuration frame 2, and 0.1 on configuration frame 3.
The range of analog values that can be transmitted in this case is -0.1 to -3276.8 and +0.1 to
+3276.7.
Example 2:
AnalogXRange = 4915.5
IECEQUATION2448 V1 EN-US
(4915.5 ´ 2.0 )
sc alefac tor = = 0.15 a nd offse t = 0.0
65535.0
IECEQUATION2449 V1 EN-US
The scale factor will be sent as 1 on configuration frame 2, and 0.15 on configuration frame 3.
The range of analog values that can be transmitted in this case is -0.15 to -4915.5 and +0.15 to
+4915.5.
Example 3:
(10000000000 ´ 2.0)
sc alefac tor = = 305180.43 a nd offse t = 0.0
65535.5
IECEQUATION2451 V1 EN-US
The scale factor will be sent as 3051804 on configuration frame 2, and 305180.43 on
configuration frame 3. The range of analog values that can be transmitted in this case is
-305181 to -10000000000 and +305181 to +10000000000.
GUID-F0BAEBD8-E361-4D50-9737-7DF8B043D66A v4
Signal magnitude:
Voltage phasor (0.1–1.2) x Ur
Current phasor (0.5–2.0) x Ir
SYMBOL-CC V2 EN-US
High impedance differential protection, single phase (HZPDIF) functions can be used when the
involved CT cores have the same turns ratio and similar magnetizing characteristics. It utilizes
an external CT secondary current summation by wiring. Actually all CT secondary circuits which
are involved in the differential scheme are connected in parallel. External series resistor, and a
voltage dependent resistor which are both mounted externally to the IED, are also required.
The external resistor unit shall be ordered under IED accessories in the Product Guide.
HZPDIF
ISI* TRIP
BLOCK ALARM
BLKTR MEASVOLT
IEC05000363-2-en.vsd
IEC05000363 V2 EN-US
PID-6990-INPUTSIGNALS v1
PID-6990-OUTPUTSIGNALS v1
PID-6990-SETTINGS v1
M13075-3 v11
High impedance protection system is a simple technique which requires that all CTs, used in
the protection scheme, have relatively high knee point voltage, similar magnetizing
characteristic and the same ratio. These CTs are installed in all ends of the protected object. In
order to make a scheme all CT secondary circuits belonging to one phase are connected in
parallel. From the CT junction points a measuring branch is connected. The measuring branch
is a series connection of one variable setting resistor (or series resistor) RS with high ohmic
value and an over-current element. Thus, the high impedance differential protection responds
to the current flowing through the measuring branch. However, this current is result of a
differential voltage caused by this parallel CT connection across the measuring branch. Non-
linear resistor (that is, metrosil) is used in order to protect entire scheme from high peak
voltages which may appear during internal faults. Typical high impedance differential scheme
is shown in Figure 40. Note that only one phase is shown in this figure.
RS
3 U
I
1
I> (50) 5
2
GUID-5CEAF088-D92B-45E5-B98F-3083894A694C V1 EN-US
1. shows one main CT secondary winding connected in parallel with all other CTs, from the
same phase, connected to this scheme.
2. shows the scheme earthing point.
Due to the parallel CT connections the high impedance differential relay can only measure one
current and that is the relay operating quantity. That means that there is no any stabilizing
quantity (that is, bias) in high-impedance differential protection schemes. Therefore in order
to guaranty the stability of the differential relay during external faults the operating quantity
must not exceed the set pickup value. Thus, for external faults, even with severe saturation of
some of the current transformers, the voltage across the measuring branch shall not rise
above the relay set pickup value. To achieve that a suitable value for setting resistor RS is
selected in such a way that the saturated CT secondary winding provides a much lower
impedance path for the false differential current than the measuring branch. In case of an
external fault causing current transformer saturation, the non-saturated current transformers
drive most of the spill differential current through the secondary winding of the saturated
current transformer and not through the measuring brunch of the relay. The voltage drop
across the saturated current transformer secondary winding appears also across the
measuring brunch, however it will typically be relatively small. Therefore, the pick-up value of
the relay has to be set above this false operating voltage.
See the application manual for operating voltage and sensitivity calculation.
The logic diagram shows the operation principles for the 1Ph High impedance differential
protection function HZPDIF, see Figure 41.
The function utilizes the raw samples from the single phase current input connected to it. Thus
the twenty samples per fundamental power system cycle are available to the HZPDIF function.
These current samples are first multiplied with the set value for the used stabilizing resistor in
order to get voltage waveform across the measuring branch. The voltage waveform is then
filtered in order to get its RMS value. Note that used filtering is designed in such a way that it
ensures complete removal of the DC current component which may be present in the primary
fault current. The voltage RMS value is then compared with set Alarm and Trip thresholds. Note
that the TRIP signal is intentionally delayed on drop off for 30 ms within the function. The
measured RMS voltage is available as a service value from the function. The function has block
and trip block inputs available as well.
IEC05000301 V1 EN-US
Figure 41: Logic diagram for 1Ph High impedance differential protection HZPDIF
M13081-1 v12
7.2.1 Identification
GUID-3081E62B-3E96-4615-97B8-2CCA92752658 v2
Additional security logic for differential protection (LDRGFC) can help the security of the
protection especially when the communication system is in abnormal status or for example
when there is unspecified asymmetry in the communication link. It helps to reduce the
probability for mal-operation of the protection. LDRGFC is more sensitive than the main
protection logic to always release operation for all faults detected by the differential function.
LDRGFC consists of four sub functions:
Phase-to-phase current variation takes the current samples as input and it calculates the
variation using the sampling value based algorithm. Phase-to-phase current variation function
is major one to fulfill the objectives of the startup element.
Zero sequence criterion takes the zero sequence current as input. It increases the security of
protection during the high impedance fault conditions.
Low voltage criterion takes the phase voltages and phase-to-phase voltages as inputs. It
increases the security of protection when the three-phase fault occurred on the weak end side.
Low current criterion takes the phase currents as inputs and it increases the dependability
during the switch onto fault case of unloaded line.
The differential function can be allowed to trip as no load is fed through the line and
protection is not working correctly.
Features:
• Startup element is sensitive enough to detect the abnormal status of the protected
system
• Startup element does not influence the operation speed of main protection
• Startup element would detect the evolving faults, high impedance faults and three phase
fault on weak side
• It is possible to block the each sub function of startup element
• Startup signal has a settable pulse time
LDRGFC
I3P* START
U3P* STCVL1L2
BLOCK STCVL2L3
BLKCV STCVL3L1
BLKUC STUC
BLK3I0 ST3I0
BLKUV STUV
REMSTUP
IEC14000015-1-en.vsd
IEC14000015 V1 EN-US
7.2.4 Signals
PID-3558-INPUTSIGNALS v9
PID-3558-OUTPUTSIGNALS v9
7.2.5 Settings
PID-3558-SETTINGS v9
Additional security logic for differential protection (LDRGFC) takes the current samples,
current RMS values, phase voltage values, phase-to-phase voltage values, zero sequence
current and remote side startup signals as inputs.
Startup signal becomes activated when any one of the current variation startup signal, zero
sequence current startup signal, voltage startup signal, and current startup signal is activated.
Phase-to-phase current variation takes current samples and generates the startup signal by
comparing with the start value.
If the zero sequence current value is greater than the start value of zero sequence current then
the zero sequence current startup signal will be activated.
Voltage startup signal becomes activated when the any of phase voltage and line voltage is
less than the voltage start value and the remote startup signal has to be activated.
Current startup signal becomes activated when the current value in all phases is less than
current start value.
Phase-to-phase current variation one is main startup element. It covers most of the abnormal
status of the system. The phase-to-phase current variation fails in high impedance faults,
three-phase fault on weak side and switch onto fault on unloaded line because of low
sensitivity in these cases.
Phase-to-phase current variation takes the current samples as input and the signal is
evaluated using the sampling value based algorithm.
Where:
ΔiФФ sampling value of phase-to-phase current variation
ΔIZD setting of fixed threshold, which corresponds to setting ICV>. The default value for the
setting is 0.2·IBase, where IBase is the base current.
ΔIT float threshold
1 2T -1
DI T = å | DiFF (t - n) |
T n =T
EQUATION2256 V1 EN-US
Where:
T count of sample values in one cycle
Di (k ) = [i ( k ) - i (k - N )] - [i (k - N ) - i (k - 2 N )]
= i ( k ) - 2i ( k - N ) + i (k - 2 N )
EQUATION2257 V1 EN-US
tCV
STCVL1L2
t
cont
OR STCV
cont
IEC10000295-1-en.vsd
IEC10000295 V1 EN-US
Zero sequence criterion is mainly for detection of remote IED high resistance faults or some
gradual faults. The criterion takes the zero sequence current as input. Zero sequence current is
compared with I3I0> for the t3I0 time to generate the zero sequence current startup signal.
I3P a
a>b t3I0
I3IO> b ST3I0
AND t
BLK3I0
BLOCK OR
IEC09000778-2-en.vsd
IEC09000778 V2 EN-US
t3I0 is the time setting for the zero sequence current criterion.
The zero sequence current criterion can be blocked by activating the BLK3I0 input signal.
Low voltage criterion is mainly for detection of the three phase faults occurring on weak side
with pre fault no load condition. The low voltage criterion takes the voltage phase values,
voltage phase-to-phase values and remote startup signals as inputs. The logic for low voltage
criterion is shown below:
U3P (UPhN) a
a<b
UPhN< b
OR
U3P (UPhPh) a
a<b
UPhPh< b
tUV STUV
REMSTUP (Recived)
AND t
BLKUV
BLOCK OR
IEC09000779-2-en.vsd
IEC09000779 V2 EN-US
If there are more than one remote IED, all the startup signals of the remote ends are logically
OR to obtain the REMSTUP signal from the remote side as input.
The current in each phase is compared to the set current level. If all currents are below setting
IUC<, the STUC output is activated after the set delay tUC.
I3P
a
a<b tUC
IUC< b STUC
AND t
BLKUC
BLOCK OR
IEC09000780-2-en.vsd
IEC09000780 V2 EN-US
The configuration for the additional security logic for differential protection is shown in Figure
47. The function will release tripping of the line differential protection up to the end of timer
tStUpReset.
Phase-phase STCV
i
current variation
Low current
criterion STUC
I0 <
REMSTUP
IEC10000296-2-en.vsd
IEC10000296 V2 EN-US
Figure 47: Additional security logic for differential protection. Logic diagram for start up
element.
Z<->
IEC09000167 V1 EN-US
The line distance protection is an up to five (depending on product variant) zone full scheme
protection function with three fault loops for phase-to-phase faults and three fault loops for
phase-to-earth faults for each of the independent zones. Individual settings for each zone in
resistive and reactive reach gives flexibility for use as back-up protection for transformer
connected to overhead lines and cables of different types and lengths.
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 48: Typical quadrilateral distance protection zone with Phase selection with load
encroachment function FDPSPDIS activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built-in phase selection makes the function suitable in applications with single-phase
autoreclosing.
The distance protection zones can operate independently of each other in directional (forward
or reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines.
SEMOD115983-4 v8
ZMQPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
VTSZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC06000256-2-en.vsd
IEC06000256 V2 EN-US
ZMQAPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
VTSZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC09000884-1-en.vsd
IEC09000884 V1 EN-US
The two inputs I3P — Three phase group signal for current and U3P — Three
phase group signal for voltage, must be connected to non-adaptive SMAI
blocks if ANY OF THE ZONES are set for directional operation. That is, the
parameter DFTReference in used SMAI must be set to InternalDFTRef. If
adaptive SMAI block is used this might result in a wrong directional and reach
evaluation.
SEMOD54537-4 v5
ZDRDIR
I3P* STDIRCND
U3P*
IEC10000007-2-en.vsd
IEC10000007 V2 EN-US
8.1.4 Signals
PID-3651-INPUTSIGNALS v6
PID-3651-OUTPUTSIGNALS v6
PID-3650-INPUTSIGNALS v6
PID-3650-OUTPUTSIGNALS v6
PID-3545-INPUTSIGNALS v6
PID-3545-OUTPUTSIGNALS v5
8.1.5 Settings
GUID-62142086-79A9-46FF-A14F-BA0CDD6B6466 v1
Signals and settings for ZMQPDIS are valid for zone 1 while signals and settings
for ZMQAPDIS are valid for zone 2 - 5
PID-3651-SETTINGS v6
PID-3650-SETTINGS v6
PID-3545-SETTINGS v6
The execution of the different fault loops within the IED are of full scheme type, which means
that each fault loop for phase-to-earth faults and phase-to-phase faults for forward and
reverse faults are executed in parallel.
Figure 52 presents an outline of the different measuring loops for up to five, impedance-
measuring zones. There are 3 to 5 zones depending on product type and variant.
IEC05000458-2-en.vsd
IEC05000458 V2 EN-US
Figure 52: The different measuring loops at phase-to-earth fault and phase-to-phase
fault.
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a start element to select correct voltages and current depending on fault
type. Each distance protection zone performs like one independent distance protection IED
with six measuring elements.
The distance measuring zone includes six impedance measuring loops; three intended for
phase-to-earth faults, and three intended for phase-to-phase as well as, three-phase faults.
The distance measuring zone will essentially operate according to the non-directional
impedance characteristics presented in figure 53 and figure 54. The phase-to-earth
characteristic is illustrated with the full loop reach while the phase-to-phase characteristic
presents the per phase reach.
X (Ohm/loop)
R1+Rn
RFPE RFPE
X0-X1
Xn =
3
X1+Xn R0-R1
Rn =
3
jN jN
R (Ohm/loop)
RFPE RFPE
X1+Xn
RFPE RFPE
IEC11000427-1-en.vsd
R1+Rn
IEC11000427 V1 EN-US
X (Ohm/phase)
RFPP R1 RFPP
2 2
X 0 PE - X 1RVPE
XNRV =XX00PEPG--X31XRVPE
1RVPG
XNRV =
XNRV =
3 3
XX
X00PE
0PE
PG --1X
-X 11FWPE
XFWPE
FWPG
XNFW =
=
XNFW =
XNFW
X1 3
3 3
j j
R (Ohm/phase)
RFPP RFPP
2 2
X1
RFPP R1 RFPP
2 2
IEC11000428-1-en.vsd
IEC11000428 V1 EN-US
IL1 R1 + j X1
Phase-to-earth
UL1
element
Phase-to-earth
fault in phase L1 RFPE
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 )
IL1 R1 + j X1 Phase-to-phase
UL1 element L1-L2
Phase-to-phase
fault in phase RFPP
L1-L2 IL2
UL2 (Arc resistance)
R1 + j X1
Regarding the illustration of three-phase fault in Figure 55, there is of course fault current
flowing also in the third phase during a three-phase fault. The illustration merely reflects the
loop measurement, which is made phase-to-phase.
The zone can be set to operate in Non-directional, Forward or Reverse direction through the
setting OperationDir. The result from respective set value is illustrated in Figure. The
impedance reach is symmetric, in the sense that it conforms for forward and reverse direction.
Therefore, all reach settings apply to both directions.
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
The estimated impedance needs to be inside both characteristics for the zone to start or trip.
(The non-directional start STND is an exception however. It is only dependent on the
quadrilateral characteristic.)
In the following figure, the zone with the shorter reactive reach follows the directional line
(R∙tan(15⁰)) only up to X1PP, where the quadrilateral characteristic will start to limit the reach.
X (ohm)
X1PP’
X1PP
15° R (ohm)
-X1PP RFPP/2
R· tan15°
-X1PP’
IEC19000141-1-en-us.vsdx
IEC19000141 V1 EN-US
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
earth loops will be blocked when IN < IMinOpIN, regardless of the phase currents.
ILn is the RMS value of the current in phase Ln. IN is the RMS value of the vector sum of the
three-phase currents, that is, residual current 3I0.
ILmLn is the RMS value of the vector difference between phase currents Lm and Ln.
All three current limits IMinOpPE, IMinOpIN and IMinOpPP are automatically
reduced to 75% of regular set values if the zone is set to operate in reverse
direction, that is, OperationDir = Reverse.
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits. The apparent
impedances at phase-to-phase faults follow equation 3 (example for a phase L1 to phase L2
fault).
UL1 – UL2
Zapp = -------------------------
I L1 – IL2
EQUATION1222 V1 EN-US (Equation 3)
Here U and I represent the corresponding voltage and current phasors in the respective phase
Ln (n = 1, 2, 3)
U L1
Z app =
I L1 + I N × KN
EQUATION1223 V2 EN-US (Equation 4)
Where:
are the phase voltage, phase current and residual current present to the IED
U L1
I L1
IN
KN
is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current in IED point. This results in the same reach along the
line for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance
X.
The formula given in equation 4 is only valid for radial feeder application without load. When
load is considered in the case of single phase-to-earth fault, conventional distance protection
might overreach at exporting end and underreach at importing end. The IED has an adaptive
load compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The
check sums are calculated and compared, and the information is distributed into memory
locations. For each of the six supervised fault loops, sampled values of voltage (U), current (I),
and changes in current between samples (DI) are brought from the input memory and fed to a
recursive Fourier filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 5,
X Di
U = R × i + ------ × -----
w 0 Dt
EQUATION1224 V1 EN-US (Equation 5)
X D Re ( I )
Re ( U ) = R × Re ( I ) + ------ × ------------------
w0 Dt
X DIm ( I )
Im ( U ) = R × Im ( I ) + ------ × -----------------
w0 Dt
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 8)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitutes it in the equation for the imaginary part. The equation for the Xm
measured reactance can then be solved. The final result is equal to:
Im ( U ) × DRe ( I ) – Re ( U ) × D Im ( I )
R m = ------------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – D Im ( I ) × Re ( I )
EQUATION357 V1 EN-US (Equation 9)
Re ( U ) × Im ( I ) – Im ( U ) × Re ( I )
Xm = w 0 × Dt × -------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – DIm ( I ) × Re ( I )
EQUATION358 V1 EN-US (Equation 10)
The calculated Rm and Xm values are updated each sample and compared with the set zone
reach. The adaptive tripping counter counts the number of permissive tripping results. This
effectively removes any influence of errors introduced by the capacitive voltage transformers
or by other factors.
The directional evaluations are performed simultaneously in both forward and reverse
directions, and in all six fault loops. Positive sequence voltage and a phase locked positive
sequence memory voltage are used as a reference. This ensures unlimited directional
sensitivity for faults close to the IED point.
The evaluation of the directionality takes place in Directional impedance quadrilateral function
ZDRDIR. Equation 11 and equation 12 are used to classify that the fault is in forward direction
for phase-to-earth fault and phase-to-phase fault.
For the L1-L2 element, the equation in forward direction is according to.
where:
ArgDir is the setting for the lower boundary of the forward directional characteristic, by default set to
15 (= -15 degrees) and
ArgNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to
115 degrees, see figure 58.
is positive sequence phase voltage in phase L1
U 1L1
is positive sequence memorized phase voltage in phase L1
U 1L1M
is phase current in phase L1
I L1
is voltage difference between phase L1 and L2 (L2 lagging L1)
U 1L1L 2
is memorized voltage difference between phase L1 and L2 (L2 lagging L1)
U 1L1L 2 M
is current difference between phase L1 and L2 (L2 lagging L1)
I L1L 2
The setting of ArgDir and ArgNegRes is by default set to 15 (= -15) and 115 degrees respectively
(as shown in figure 58). It should not be changed unless system studies have shown the
necessity.
ZDRDIR gives binary coded directional information per measuring loop on the output
STDIRCND.
STDIR= STFWL1*1+STFWL2*2+STFWL3*4+STFWL1L2*8+
+STFWL2L3*16+STFWL3L1*32+STRVL1*64+STRVL2*128+
+STRVL3*256+STRVL1L2*512+STRVL2L3*1024+STRVL3L1*2048
ArgNegRes
ArgDir
R
en05000722.vsd
IEC05000722 V1 EN-US
Figure 58: Setting angles for discrimination of forward and reverse fault in Directional
impedance quadrilateral function ZDRDIR
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
The polarizing voltage is available as long as the positive sequence voltage exceeds 5% of the
set base voltage UBase. So the directional element can use it for all unsymmetrical faults
including close-in faults.
For close-in three-phase faults, the U1L1M memory voltage, based on the same positive
sequence voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
• If the current is still above the set value of the minimum operating current (between 10
and 30% of the set IED rated current IBase), the condition seals in.
• If the fault has caused tripping, the trip endures.
• If the fault was detected in the reverse direction, the measuring element in the
reverse direction remains in operation.
• If the current decreases below the minimum operating value, the memory resets until the
positive sequence voltage exceeds 10% of its rated value.
Phase-to-earth related signals are designated by L1N, L2N and L3N. The phase-to-phase
signals are designated by L1L2, L2L3, and L3L1.
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal
for each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (STCND), as presented in figure 59.
Two types of function block, ZMQPDIS and ZMQAPDIS, are used in the IED. ZMQPDIS is used
for zone 1 and ZMQAPDIS for zone 2 - 5.
The STCND input signal represents a connection of six different integer values from Phase
selection with load encroachment, quadrilateral characteristic function FDPSPDIS within the
IED, which are converted within the zone measuring function into corresponding boolean
expressions for each condition separately. Input signal STCND is connected to FDPSPDIS or
FMPSPDIS function output STCNDZ.
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction.
The zone measurement function filters out the relevant signals depending on the setting of
the parameter OperationDir. It must be configured to the STDIR output on ZDRDIR function.
STZMPP
OR
STCND
AND STNDL1L2
L1L2
STNDL2L3
L2L3 AND
AND STNDL1N
L1N
AND STNDL2N
L2N
STNDL3N
L3N AND
OR STPE
OR
VTSZ STND
OR AND
BLOCK
BLOCFUNC BLK
99000557-2.vsd
IEC99000557-TIFF V3 EN-US
Figure 59: Conditioning by a group functional input signal STCND, external start
condition
Composition of the phase start signals for a case, when the zone operates in a non-directional
mode, is presented in figure 60.
IEC00000488-TIFF V1 EN-US
STNDL1N
AND
DIRL1N
STZMPE.
OR
STNDL2N
DIRL2N AND
STNDL3N 15 ms
OR STL1
AND AND t
DIRL3N
STNDL1L2
DIRL1L2 AND 15 ms
OR STL2
AND t
STNDL2L3
DIRL2L3 AND
15 ms
OR STL3
STNDL3L1 AND t
DIRL3L1 AND
STZMPP
OR
BLK
15 ms
OR START
AND t
IEC09000888-2-en.vsd
IEC09000888 V2 EN-US
Timer tPP=On
STZMPP AND tPP
AND
t
BLOCFUNC
OR OR
tPE
t
AND
Timer tPE=On AND
STZMPE 15ms
BLKTR AND t
TRIP
BLK OR
IEC09000887-3-en.vsdx
IEC09000887 V3 EN-US
M13842-1 v15
8.2.1 Identification
SYMBOL-DD V1 EN-US
The operation of transmission networks today is in many cases close to the stability limit. Due
to environmental considerations, the rate of expansion and reinforcement of the power
system is reduced, for example, difficulties to get permission to build new power lines. The
ability to accurately and reliably classify the different types of fault, so that single pole tripping
and autoreclosing can be used plays an important role in this matter. Phase selection,
quadrilateral characteristic with fixed angle (FDPSPDIS) is designed to accurately select the
proper fault loop in the distance function dependent on the fault type.
The heavy load transfer that is common in many transmission networks may make fault
resistance coverage difficult to achieve. Therefore, FDPSPDIS has a built-in algorithm for load
encroachment, which gives the possibility to enlarge the resistive setting of both the phase
selection and the measuring zones without interfering with the load.
The extensive output signals from the phase selection gives also important information about
faulty phase(s), which can be used for fault analysis.
FDPSPDIS
I3P* TRIP
U3P* START
BLOCK STFWL1
DIRCND STFWL2
STFWL3
STFWPE
STRVL1
STRVL2
STRVL3
STRVPE
STNDL1
STNDL2
STNDL3
STNDPE
STFW1PH
STFW2PH
STFW3PH
STPE
STPP
STCNDZ
STCNDLE
IEC14000047-1-en.vsd
IEC10000047 V2 EN-US
8.2.4 Signals
PID-3642-INPUTSIGNALS v7
PID-3642-OUTPUTSIGNALS v7
8.2.5 Settings
PID-3642-SETTINGS v7
The difference, compared to the distance zone measuring function, is in the combination of
the measuring quantities (currents and voltages) for different types of faults.
The characteristic is basically non-directional, but FDPSPDIS uses information from the
directional function to discriminate whether the fault is in forward or reverse direction.
1. Residual current criteria, that is, separation of faults with and without earth connection
2. Regular quadrilateral impedance characteristic or current based criteria
3. Load encroachment characteristics is always active but can be switched off by selecting a
high setting.
The STCNDLE output is non-directional. The directionality is determined by the distance zones
directional function. There are outputs from FDPSPDIS that indicate whether a start is in
forward or reverse direction or non-directional, for example STFWL1, STRVL1 and STNDL1.
These directional indications are based on the sector boundaries of the directional function
and the impedance setting of FDPSPDIS function. Their operating characteristics are
illustrated in figure 64.
X X X
R
R R
en08000286.vsd
IEC08000286 V1 EN-US
Figure 64: Characteristics for non-directional, forward and reverse operation of Phase
selection with load encroachment, quadrilateral characteristic FDPSPDIS
The setting of the load encroachment function may influence the total operating
characteristic, (for more information, refer to section "Load encroachment").
The input DIRCND contains binary coded information about the directional coming from the
directional function . It shall be connected to the STDIR output on ZDRDIR, directional
measuring block. This information is also transferred to the input DIRCND on the distance
measuring zones, that is, the ZMQPDIS, distance measuring block.
STDIR= STFWL1*1+STFWL2*2+STFWL3*4+STFWL1L2*8+
+STFWL2L3*16+STFWL3L1*32+STRVL1*64+STRVL2*128+
+STRVL3*256+STRVL1L2*512+STRVL2L3*1024+STRVL3L1*2048
If the binary information is 1 then it will be considered that we have start in forward direction
in phase L1. If the binary code is 3 then we have start in forward direction in phase L1 and L2,
binary code 192 means start in reverse direction in phase L1 and L2A and B etc.
The STCNDZ or STCNDLE output contains, in a similar way as DIRCND, binary coded
information, in this case information about the condition for opening correct fault loop in the
distance measuring element. It shall be connected to the STCND input on the ZMQPDIS,
distance measuring block.
The code built up for release of the measuring fault loops is as follows:
Index PHS in images and equations reference settings for Phase selection with
load encroachment function FDPSPDIS.
ULn
ZPHSn =
ILn
EQUATION1255 V1 EN-US (Equation 13)
where:
n corresponds to the particular phase (n=1, 2 or 3)
The characteristic for FDPSPDIS function at phase-to-earth fault is according to figure 65. The
characteristic has a fixed angle for the resistive boundary in the first quadrant of 60°.
The resistance RN and reactance XN are the impedance in the earth-return path defined
according to equation 14 and equation 15.
R0 - R1
RN =
3
EQUATION1256 V1 EN-US (Equation 14)
X 0 - X1
XN =
3
EQUATION1257 V1 EN-US (Equation 15)
X (ohm/loop)
Kr·(X1+XN)
RFRvPE RFFwPE
X1+XN
60 deg
RFFwPE
RFRvPE R (Ohm/loop)
60 deg
X1+XN
1
Kr =
tan(60deg)
RFRvPE RFFwPE
Kr·(X1+XN)
en06000396.vsd
IEC06000396 V2 EN-US
Besides this, the 3I0 residual current must fulfil the conditions according to equation 16 and
equation 17.
3 × I0 ³ 0.5 × IMinOpPE
EQUATION2108 V1 EN-US (Equation 16)
3 × I0 ³ INReleasePE
------------------------------------ × Iphmax
100
EQUATION766 V1 EN-US (Equation 17)
where:
IMinOpPE is the minimum operation current for forward zones
INReleasePE is the setting for the minimum residual current needed to enable operation in the phase-to-
earth fault loops (in %).
Iphmax is the maximum phase current in any of three phases.
ULm - ULn
ZPHS =
-2 × ILn
EQUATION1258 V1 EN-US (Equation 18)
ULm is the leading phase voltage, ULn the lagging phase voltage and ILn the phase current in
the lagging phase n.
X (W / phase)
0.5·RFRvPP 0.5·RFFwPP
Kr·X1
X1
0.5·RFFwPP
60 deg
R (W / phase)
60 deg
0.5·RFRvPP
X1
1
Kr =
tan(60 deg)
Kr·X1
0.5·RFRvPP 0.5·RFFwPP
IEC09000047-2-en.vsd
IEC09000047 V2 EN-US
Figure 66: The operation characteristics for FDPSPDIS at phase-to-phase fault (setting
parameters in italic, directional lines drawn as "line-dot-dot-line"), ohm/phase
domain
In the same way as the condition for phase-to-earth fault, there are current conditions that
have to be fulfilled in order to release the phase-to-phase loop. Those are according to
equation 19 or equation 20.
3I 0 < IMinOpPE
EQUATION2109 V1 EN-US (Equation 19)
INBlockPP
3I 0 < × Iph max
100
EQUATION2110 V1 EN-US (Equation 20)
where:
IMinOpPE is the minimum operation current for earth measuring loops,
INBlockPP is 3I0 limit for blocking phase-to-phase measuring loop and
Iphmax is maximal magnitude of the phase currents.
The operation conditions for three-phase faults are the same as for phase-to-phase fault, that
is equation , equation and equation are used to release the operation of the function.
However, the reach is expanded by a factor 2/√3 (approximately 1.1547) in all directions. At the
same time the characteristic is rotated 30 degrees, counter-clockwise. The characteristic is
shown in figure 67.
X (ohm/phase)
4 × X1
3
90 deg
0.5·RFFwPP·K3
X1·K3 4 × RFFwPP
6
R (ohm/phase)
0.5·RFRvPP·K3
2
K3 =
3 30 deg
IEC05000671-5-en.vsd
IEC05000671 V5 EN-US
Figure 67: The characteristic of FDPSPDIS for three-phase fault (setting parameters in
italic)
Each of the six measuring loops has its own load encroachment characteristic based on the
corresponding loop impedance. The load encroachment functionality is always active, but can
be switched off by selecting a high setting.
The outline of the characteristic is presented in figure 68. As illustrated, the resistive blinders
are set individually in forward and reverse direction while the angle of the sector is the same in
all four quadrants.
RLdFw
ArgLd ArgLd
R
ArgLd ArgLd
RLdRv
IEC09000042-1-en.vsd
IEC09000042 V1 EN-US
When output signal STCNDLE is selected, the operation characteristic will be as the right
illustration in figure 69. The reach will in this case be limit by the minimum operation current
and the distance measuring zones.
X X
R R
STCNDZ STCNDLE
IEC10000099-1-
en.vsd
IEC10000099 V1 EN-US
When FDPSPDIS is set to operate together with a distance measuring zone the resultant
operate characteristic could look like in figure 70. The figure shows a distance measuring zone
operating in forward direction. Thus, the operating area is highlighted in black.
"Phase selection"
"quadrilateral" zone
Load encroachment
characteristic
Directional line
en05000673.vsd
IEC05000673 V1 EN-US
X (W / phase)
Phase selection
”Quadrilateral” zone
R (W / phase)
IEC09000049-1-en.vsd
IEC09000049 V1 EN-US
Figure 71: Operating characteristic for FDPSPDIS in forward direction for three-phase
fault, ohm/phase domain
The result from rotation of the load characteristic at a fault between two phases is presented
in fig 72. Since the load characteristic is based on the same measurement as the quadrilateral
characteristic, it will rotate with the quadrilateral characteristic clockwise by 30 degrees when
subject to a pure phase-to-phase fault. At the same time the characteristic will "shrink",
divided by 2/√3, from the full RLdFw and RLdRv reach, which is valid at load or three-phase
fault.
IEC08000437.vsd
IEC08000437 V1 EN-US
Figure 72: Rotation of load characteristic for a fault between two phases
There is a gain in selectivity by using the same measurement as for the quadrilateral
characteristic since not all phase-to-phase loops will be fully affected by a fault between two
phases. It should also provide better fault resistive coverage in quadrant one. The relative loss
of fault resistive coverage in quadrant four should not be a problem even for applications on
series compensated lines.
The operation of the Phase selection with load encroachment function (FDPSPDIS) is blocked if
the magnitude of input currents falls below certain threshold values.
The phase-to-earth loop Ln is blocked if ILn<IMinOpPE, where ILn is the RMS value of the
current in phase Ln.
Figure 73 presents schematically the general logic diagram for phase-selection function.
INMag Residual current
based PhSel.
INReleasePE
STPP
PP
INBLOCKPP STPE
PE
Imin
I3P PP
PE STZPHLmn AND
PHSLmn
X
OR
U3P STZPHLm
R,X settings R
LEPHLm AND PHSLm
OR
Binary to word
LEPHLmn
OperationZ< Enable
b1 – b3
word
b4 – b6
IPELm
IL1 IRELPE
Set level
IPh> T
IRELPP STCNDZ
IN> AND 63 F
t
OperationI> Binary to word
b1 – b3
OR
STCNDLE
word
Relative current AND b4 – b6
IPELm RELPHLmn AND
based PP release
detection
IEC18000010-2-en.vsdx
m = L1G, L2G, L3G
mn = L1L2, L2L3, L3L1
IEC18000010 V2 EN-US
OperationZ<
AND
LDEblock
& 15 ms
AND t STPE
INReleasePE
3I 0 Iphmax
100 STCNDLE
Bool to AND
BLOCK integer
15 ms
3I 0 IMinOpPE 10 ms 20 ms & t STPP
OR AND t t
IRELPP
INBlockPP
3I 0 Iphmax
100
IEC09000149-3-en.vsd
IEC09000149 V3 EN-US
INDL1N
INDL2N
INDL3N
15 ms
STNDPE
IRELPE OR t
LDEblockL1N
IL1 AND 15 ms
OR STNDL1
ZML1N OR t
LDEblockL2N
IL2 AND
OR
ZML2N 15 ms
LDEblockL3N STNDL2
OR t
IL3 AND
OR
ZML3N
LDEblockL1L2 15 ms
STNDL3
IL1 & IL2 AND OR t
OR
ZML1L2
LDEblockL2L3
IL2 & IL3 AND INDL1L2
OR
ZML2L3 INDL2L3
LDEblockL3L1
IL3 & IL1 AND
OR INDL3L1
ZML3L1
IRELPP 15 ms
STNDPP
OR t
IEC00000545-4-en.vsd
IEC00000545-TIFF V4 EN-US
INDL1N
AND
DRVL1N
INDL1L2 15 ms STRVL1
AND OR t
DRVL1L2
INDL3L1
AND
DRVL3L1 15 ms
STRVPE
INDL2N OR t
AND
DRVL2N
INDL1L2 15 ms
STRVL2
AND OR t
INDL2L3 INDL1N
AND INDL2N
DRVL2L3
INDL3N Bool to STCNDZ
INDL3N INDL1L2 integer
AND INDL2L3
DRVL3N INDL3L1
INDL2L3 15 ms
STRVL3
AND OR t
INDL3L1
15 ms
AND STRVPP
OR t
IEC00000546_2_en.vsd
IEC00000546-TIFF V2 EN-US
AND
INDL1N
AND 15 ms 15 ms
DFWL1N STFW1PH
AND OR t t
INDL1L2
15 ms STFWL1
AND OR t
DFWL1L2
INDL3L1
AND
AND
DFWL3L1 15 ms
STFWPE
INDL2N OR t
AND
DFWL2N
AND 15 ms
INDL1L2 STFWL2
t
AND OR
15 ms 15 ms
INDL2L3 STFW2PH
AND OR t t
AND
DFWL2L3
INDL3N
AND AND
DFWL3N 15 ms
STFWL3
t
INDL2L3
AND OR
15 ms
INDL3L1 STFW3PH
AND t
AND
15 ms
STFWPP
OR t
IEC05000201_2_en.vsd
IEC05000201 V2 EN-US
Figure 78 presents the composition of output signals TRIP and START, where internal signals
STNDPP, STFWPP and STRVPP are the equivalent to internal signals STNDPE, STFWPE and
STRVPE, but for the phase-to-phase loops.
TimerPP=Off
tPP
AND AND
t
TRIP
OR OR
tPE
TimerPE=Off
t
AND AND
STNDPP
STFWPP OR
STRVPP
START
OR
STNDPE
STFWPE OR
STRVPE
IEC08000441_2_en.vsd
IEC08000441-1 V2 EN-US
8.3.1 Identification
SEMOD168165-2 v2
IEC09000167 V1 EN-US
The line distance protection is an up to five (depending on product variant) zone full scheme
protection with three fault loops for phase-to-phase faults and three fault loops for phase-to-
earth fault for each of the independent zones. Individual settings for each zone resistive and
reactive reach give flexibility for use on overhead lines and cables of different types and
lengths.
Distance measuring zone, quadrilateral characteristic for series compensated lines (ZMCPDIS)
function has functionality for load encroachment which increases the possibility to detect high
resistive faults on heavily loaded lines.
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 79: Typical quadrilateral distance protection zone with load encroachment
function activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built in phase selection makes the function suitable in applications with single phase
auto-reclosing.
Built-in adaptive load compensation algorithm for the quadrilateral function prevents
overreaching of zone1 at load exporting end at phase to earth-faults on heavily loaded power
lines.
The distance protection zones can operate, independent of each other, in directional (forward
or reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines.
SEMOD168198-4 v2
ZMCPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
VTSZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC07000036-2-en.vsd
IEC07000036 V2 EN-US
ZMCAPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
VTSZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC09000890-1-en.vsd
IEC09000890 V1 EN-US
ZDSRDIR
I3P* STFW
U3P* STRV
STDIRCND
IEC07000035-2-en.vsd
IEC07000035 V2 EN-US
Input and output signals is shown for zone 1, zone 2 - 5 are equal.
PID-3639-INPUTSIGNALS v6
PID-3639-OUTPUTSIGNALS v6
PID-3637-INPUTSIGNALS v6
PID-3637-OUTPUTSIGNALS v6
PID-3547-INPUTSIGNALS v6
PID-3547-OUTPUTSIGNALS v6
Settings for ZMCPDIS are valid for zone 1, while settings for ZMCAPDIS are valid
for zone 2 - 5
PID-3639-SETTINGS v6
PID-3637-SETTINGS v6
PID-3547-SETTINGS v6
The execution of the different fault loops within the IED are of full scheme type, which means
that earth fault loop for phase-to-earth faults and phase-to-phase faults for forward and
reverse faults are executed in parallel.
Figure 83 presents an outline of the different measuring loops for the basic five, impedance-
measuring zones.
IEC05000458-2-en.vsd
IEC05000458 V2 EN-US
Figure 83: The different measuring loops at phase-to-earth fault and phase-to-phase
fault
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a start element to select correct voltages and current depending on fault
type. Each distance protection zone performs like one independent distance protection IED
with six measuring elements.
Distance measuring zone, quadrilateral characteristic for series compensated lines (ZMCPDIS)
include six impedance measuring loops; three intended for phase-to-earth faults, and three
intended for phase-to-phase as well as, three-phase faults.
X (Ohm/loop)
R1PE+RNFw
X 0 PE - X 1FwPE
RFRvPE RFFwPE XNFw =
3
PG- -
XX00PE 1RVPG X 1RvPE
1XRVPE
XNRV XNRv
XNRV == =XXNFw ×
33 X 1FwPE
XX0 PE - X-1X
0 PG FWPE
1FWPG
XNFW==
XNFW
X1FwPE+XNFw 3 3 R0 PE - R1PE
RNFw =
jN jN 3
R (Ohm/loop)
RFRvPE RFFwPE
X1RvPE+XNRv
jN
RFRvPE RFFwPE
IEC09000625-1-en.vsd
IEC09000625 V1 EN-US
Figure 84: Characteristic for the phase-to-earth measuring loops, ohm/loop domain
X (Ohm/phase)
j j
jN R (Ohm/phase)
RFRvPP RFFwPP
2 2
X1RvPP
jN
RFRvPP RFFwPP
2 2
IEC09000632-1-en.vsd
IEC09000632 V1 EN-US
The fault loop reach with respect to each fault type may also be presented as in figure 86. Note
in particular the difference in definition regarding the (fault) resistive reach for phase-to-
phase faults and three-phase faults.
IL1 R1 + j X1
Phase-to-earth
UL1
element
Phase-to-earth
fault in phase L1 RFPE
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 )
IL1 R1 + j X1 Phase-to-phase
UL1 element L1-L2
Phase-to-phase
fault in phase RFPP
L1-L2 IL2
UL2 (Arc resistance)
R1 + j X1
Regarding the illustration of three-phase fault in figure 86, there is of course fault current
flowing also in the third phase during a three-phase fault. The illustration merely reflects the
loop measurement, which is made phase-to-phase.
The zone may be set to operate in Non-directional, Forward or Reverse direction through the
setting OperationDir. The result from respective set value is illustrated in figure 87. It may be
convenient to once again mention that the impedance reach is symmetric, forward and reverse
direction. Therefore, all reach settings apply to both directions.
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
The operation of Distance measuring zone, quadrilateral characteristic for series compensated
lines (ZMCPDIS,ZMCAPDIS) is blocked if the magnitude of input currents fall below certain
threshold values.
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
earth loops will be blocked when IN < IMinOpIN, regardless of the phase currents.
ILn is the RMS value of the current in phase Ln. IN is the RMS value of the vector sum of the
three phase currents, that is, residual current 3I0.
ILmLn is the RMS value of the vector difference between phase currents Lm and Ln.
All three current limits IMinOpPE, IMinOpIN and IMinOpPP are automatically
reduced to 75% of regular set values if the zone is set to operate in reverse
direction, that is, OperationDir=Reverse.
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits. The calculation of the
apparent impedances at ph-ph faults follows equation 21 (example for a phase L1 to phase L2
fault).
UL1 – UL2
Zapp = -------------------------
I L1 – IL2
EQUATION1222 V1 EN-US (Equation 21)
Here U and I represent the corresponding voltage and current phasors in the respective phase.
The earth return compensation applies in a conventional manner to ph-E faults (example for a
phase L1 to earth fault) according to equation 22.
U L1
Z app =
I L1 + I N × KN
EQUATION1223 V2 EN-US (Equation 22)
Where:
UL1, IL1 and IN are the phase voltage, phase current and residual current present to the IED
KN is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current at the IED point. This results in the same reach along
the line for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance
X.
The formula given in equation 22 is only valid for no loaded radial feeder applications. When
load is considered in the case of single phase-to-earth fault, conventional distance protection
might overreach at exporting end and underreach at importing end. IED has an adaptive load
compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The
check sums are calculated and compared, and the information is distributed into memory
locations. For each of the six supervised fault loops, sampled values of voltage (U), current (I),
and changes in current between samples (DI) are brought from the input memory and fed to a
recursive Fourier filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 23,
X Di
U = R × i + ------ × -----
w 0 Dt
EQUATION1224 V1 EN-US (Equation 23)
X D Re ( I )
Re ( U ) = R × Re ( I ) + ------ × ------------------
w0 Dt
X DIm ( I )
Im ( U ) = R × Im ( I ) + ------ × -----------------
w0 Dt
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 26)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitute it in the equation for the imaginary part. The equation for the Xm
measured reactance can then be solved. The final result is equal to:
Im ( U ) × DRe ( I ) – Re ( U ) × D Im ( I )
R m = ------------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – D Im ( I ) × Re ( I )
EQUATION357 V1 EN-US (Equation 27)
Re ( U ) × Im ( I ) – Im ( U ) × Re ( I )
Xm = w 0 × Dt × -------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – DIm ( I ) × Re ( I )
EQUATION358 V1 EN-US (Equation 28)
The calculated Rm and Xm values are updated each sample and compared with the set zone
reach. The adaptive tripping counter counts the number of permissive tripping results. This
effectively removes any influence of errors introduced by the capacitive voltage transformers
or by other factors.
The directional evaluations are performed simultaneously in both forward and reverse
directions, and in all six fault loops. Positive sequence voltage and a phase locked positive
sequence memory voltage are used as a reference. This ensures unlimited directional
sensitivity for faults close to the IED point.
In the basic distance protection function, the control of the memory for polarizing voltage is
performed by an undervoltage control. In case of series compensated line, a voltage reversal
can occur with a relatively high voltage also when the memory must be locked. Thus, a simple
undervoltage type of voltage memory control can not be used in case of voltage reversal. In the
option for series compensated network the polarizing quantity and memory are controlled by
an impedance measurement criterion.
The polarizing voltage is a memorized positive sequence voltage. The memory is continuously
synchronized via a positive sequence filter. The memory is starting to run freely
instantaneously when a voltage change is detected in any phase. A non-directional impedance
measurement is used to detect a fault and identify the faulty phase or phases.
At a three phase fault when no positive sequence voltage remains (all three phases are
disconnected) the memory is used for direction polarization during 100 ms.
The memory predicts the phase of the positive sequence voltage with the pre-fault frequency.
This extrapolation is made with a high accuracy and it is not the accuracy of the memory that
limits the time the memory can be used. The network is at a three phase fault under way to a
new equilibrium and the post-fault condition can only be predicted accurately for a limited
time from the pre-fault condition.
In case of a three phase fault after 100 ms the phase of the memorized voltage can not be
relied upon and the directional measurement has to be blocked. The achieved direction criteria
are sealed-in when the directional measurement is blocked and kept until the impedance fault
criteria is reset (the direction is stored until the fault is cleared).
This memory control allows in the time domain unlimited correct directional measurement for
all unsymmetrical faults also at voltage reversal. Only at three phase fault within the range of
the set impedance reach of the criteria for control of the polarization voltage the memory has
to be used and the measurement is limited to 100 ms and thereafter the direction is sealed-in.
The special impedance measurement to control the polarization voltage is set separately and
has only to cover (with some margin) the impedance to fault that can cause the voltage
reversal.
U 1L1M
- ArgDir < arg < ArgNeg Re s
I L1
EQUATION2004 V2 EN-US (Equation 29)
For the L1-L2 element, the equation in forward direction is according to:
U 1L1L 2 M
- ArgDir < arg < ArgNeg Re s
I L1L 2
EQUATION2006 V2 EN-US (Equation 30)
where:
ArgDir is the setting for the lower boundary of the forward directional characteristic, by default set to 15
(= -15 degrees) and
ArgNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to
115 degrees, see Figure 88.
U1L1M is positive sequence memorized phase voltage in phase L1
U1L1L2M is memorized voltage difference between phase L1 and L2 (L2 lagging L1)
The setting of ArgDir and ArgNegRes is by default set to 15 (= -15) and 115 degrees
respectively, see Figure 88, and it should not be changed unless system studies have shown
the necessity.
ZDSRDIR generates a binary coded signal on the output STDIR depending on the evaluation
where STFWL1N=1 adds 1, STRVL1N=1 adds 2, STFWL2N=1 adds 4.
ArgNegRes
ArgDir
R
en05000722.vsd
IEC05000722 V1 EN-US
Figure 88: Setting angles for discrimination of forward and reverse fault
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
Phase-to-earth related signals are designated by Ln, where n represents the corresponding
phase number (L1, L2, and L3). The phase-to-phase signals are designated by LnLm, where n
and m represent the corresponding phase numbers (L1L2, L2L3, and L3L1).
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal
for each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (STCND), as presented in figure 89.
Two types of function block, ZMCPDIS and ZMCAPDIS, are used in the IED. ZMCPDIS is used for
zone 1 and ZMCAPDIS for zone 2 - 5.
The STCND input signal represents a connection of six different integer values from the phase
selection function within the IED, which are converted within the zone measuring function into
corresponding boolean expressions for each condition separately. It is connected to Phase
selection with load enchroachment, quadrilateral characteristic (FDPSPDIS) function output
STCNDZ.
STZMPP
OR
STCND
AND STNDL1L2
L1L2
STNDL2L3
L2L3 AND
AND STNDL1N
L1N
AND STNDL2N
L2N
STNDL3N
L3N AND
OR STPE
OR
VTSZ STND
OR AND
BLOCK
BLOCFUNC BLK
99000557-2.vsd
IEC99000557-TIFF V3 EN-US
IEC00000488-TIFF V1 EN-US
STNDL1N
AND
DIRL1N
STZMPE.
OR
STNDL2N
DIRL2N AND
STNDL3N 15 ms
OR STL1
AND AND t
DIRL3N
STNDL1L2
DIRL1L2 AND 15 ms
OR STL2
AND t
STNDL2L3
DIRL2L3 AND
15 ms
OR STL3
STNDL3L1 AND t
DIRL3L1 AND
STZMPP
OR
BLK
15 ms
OR START
AND t
IEC09000888-2-en.vsd
IEC09000888 V2 EN-US
Timer tPP=On
STZMPP AND tPP
AND
t
BLOCFUNC
OR OR
tPE
t
AND
Timer tPE=On AND
STZMPE 15ms
BLKTR AND t
TRIP
BLK OR
IEC09000887-3-en.vsdx
IEC09000887 V3 EN-US
Figure 92: Tripping logic for the distance protection zone one
SEMOD173239-2 v10
8.4.1 Identification
SEMOD154447-2 v2
Z
S00346 V2 EN-US
The numerical mho line distance protection is an up to five (depending on product variant)
zone full scheme protection of short circuit and earth faults.
The zones have fully independent measuring and settings, which gives high flexibility for all
types of lines. Each zone is an individual function block available for independent configuration
in ACT.
The IED can be used up to the highest voltage levels. It is suitable for the protection of heavily
loaded lines and multi-terminal lines where the requirement for tripping is one-, two- and/or
three-pole.
The independent measurement of impedance for each fault loop together with a sensitive and
reliable phase selection makes the function suitable in applications with single phase
autoreclosing.
jX
Operation area
IEC07000117-2-en.vsd
IEC07000117 V2 EN-US
The integrated control and monitoring functions offer effective solutions for operating and
monitoring all types of transmission and sub-transmission lines.
ZMHPDIS
I3P* TRIP
U3P* TRL1
CURR_INP* TRL2
VOLT_INP* TRL3
POL_VOLT* TRPE
BLOCK TRPP
BLKZ START
BLKZMTD STL1
BLKHSIR STL2
BLKTRIP STL3
BLKPE STPE
BLKPP STPP
EXTNST STTIMER
INTRNST
DIRCND
STCND*
LDCND
IEC06000423-2-en.vsd
IEC06000423 V3 EN-US
PID-3552-INPUTSIGNALS v7
PID-3552-OUTPUTSIGNALS v7
PID-3552-SETTINGS v7
The execution of the different fault loops within the IED are of full scheme type, which means
that each fault loop for phase-to-earth faults and phase-to-phase faults are executed in
parallel for all zones.
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a start element to select correct voltages and current depending on fault
type. So each distance protection zone performs like one independent distance protection
function with six measuring elements.
The Mho distance function ZMHPDIS is present with five instances so that five separate zones
could be designed. Each instance can be selected to be either forward or reverse with positive
sequence polarized mho characteristic; alternatively self polarized offset mho characteristics
is also available. One example of the operating characteristic is shown in Figure 95 A) where
zone 5 is selected offset mho.
The directional mho characteristic of Figure 95 B) has a dynamic expansion due to the source
impedance. Instead of mho characteristic crossing origin, which is only valid where the source
impedance is zero, the crossing point is moved to the coordinates of the negative source
impedance giving an expansion of the circle of Figure 95 B).
A B
jx X
Mho, zone4
Mho, zone2 R
Mho, zone1
Zs=Z1
Zs=2Z1
R
Offset mho, zone5
IEC09000143-3-en.vsd
IEC09000143 V3 EN-US
Figure 95: Mho, offset mho characteristic and the source impedance influence on the mho
characteristic
The polarization quantities used for the mho circle are 100% memorized positive sequence
voltages. This will give a somewhat less dynamic expansion of the mho circle during faults
than a plain cross polarized characteristic. However, if the source impedance is high, the
dynamic expansion of the mho circle might lower the security of the function too much with
high loading and mild power swing conditions.
The mho distance element has a load encroachment function which cuts off a section of the
characteristic when enabled. The function is enabled by setting the setting parameter
LoadEnchMode to On. Enabling of the load encroachment function increases the possibility to
detect high resistive faults without interfering with the load impedance. The algorithm for the
load encroachment is located in the Faulty phase identification with load encroachment for
mho function FMPSPDIS, where also the relevant settings can be found. Information about the
load encroachment from FMPSPDIS to the zone measurement is given in binary format to the
input signal LDCND.
Each impedance zone can be switched On and Off by the setting parameter Operation.
Each zone can be set to Non-directional, Forward or Reverse by setting the parameter
DirMode .
The mho characteristics can be classified into - Offset or Directional. The directional mho
characteristics can be set to Offset, Forward or Reverse by the setting parameter DirMode.
The offset mho characteristic can be set to Forward or Reverse or Non-Directional by the
setting parameter OffsetMhoDir.
The operation for phase-to-earth and phase-to-phase fault can be individually switched On
and Off by the setting parameter OpModePE and OpModePP.
For critical applications such as for lines with high SIRs as well as CVTs, it is possible to
improve the security by setting the parameter ReachMode to Underreach. In this mode the
reach for faults close to the zone reach is reduced by 20% and the filtering is also introduced
to increase the accuracy in the measuring. If the ReachMode is set to Overreach no reduction
of the reach is introduced and no extra filtering introduced. The latter setting is recommended
for overreaching pilot zone, zone 2 or zone 3 elements and reverse zone where overreaching on
transients is not a major issue either because of less likelihood of overreach with higher
settings or the fact that these elements do not initiate tripping unconditionally.
The offset Mho characteristic can be set in Non-directional, Forward or Reverse by the setting
parameter OffsetMhoDir. When Forward or Reverse is selected a directional line is introduced.
Information about the directional line is given from the directional element and given to the
measuring element as binary coded signal to the input DIRCND.
When DirMode is set to offset and offsetMhoDir is set as Non-Directional, ZDMRDIR does not
have any effect on the measurement loop and operation of the function. When DirMode is
selected as Forward or Reverse, a directional line is introduced. Information about the
directional line is given from the directional element (ZDMRDIR) and given to the measuring
element as binary coded signal to the input DIRCND.
The zone reach for phase-to-earth fault and phase-to-phase fault is set individually in polar
coordinates.
The impedance is set by the parameters ZPE and ZPP and the corresponding arguments by the
parameters ZAngPE and ZAngPP.
Compensation for earth -return path for faults involving earth is done by setting the
parameter KN and KNAng where KN is the magnitude of the earth -return path and KNAng is
the argument of the earth-return path.
Z 0 - Z1
KN =
3 × Z1
IECEQUATION14023 V1 EN-US (Equation 31)
KNAng = arg
( Z 0 - Z1
3 × Z1
)
EQUATION1580 V1 EN-US (Equation 32)
where
Z0 is the complex zero sequence impedance of the line in Ω/phase
Z1 is the complex positive sequence impedance of the line in Ω/phase
The phase-to-earth and phase-to-phase measuring loops can be time delayed individually by
setting the parameter tPE and tPP respectively. To release the time delay, the operation mode
for the timers, OpModetPE and OpModetPP, has to be set to On. This is also the case for
instantaneous operation. In instantaneous case, the timers tPE and tPP need to be set as zero.
The operate timers triggering input depends on the parameter ZnTimerSel setting. The
parameter ZnTimerSel can be set to:
It is not recommended to use this timer setting for the Zone instance
where LoadEnchMode is off.
• External start: Phase-to-earth and phase-to-phase timers are triggered by the EXTNST
input.
The activation of input signal BLKZ can be made by external fuse failure function or from the
loss of voltage check in the Mho supervision logic (ZSMGAPC). In both cases the output BLKZ
in the Mho supervision logic shall be connected to the input BLKZ in the Mho distance function
block (ZMHPDIS)
The input signal BLKZMTD is activated during some ms after fault has been detected by
ZSMGAPC to avoid unwanted operations due to transients. It shall be connected to the
BLKZMTD output signal of ZSMGAPC function.
At SIR values >10, the use of electronic CVT might cause overreach due to the built-in
resonance circuit in the CVT, which reduce the secondary voltage for a while. The input
BLKHSIR is connected to the output signal HSIR on ZSMGAPC for increasing of the filtering
and high SIR values. This is valid only when permissive underreach scheme is selected by
setting ReachMode=Underreach.
The mho algorithm is based on the phase comparison of an operating phasor and a polarizing
phasor. When the operating phasor leads the reference polarizing phasor by 90 degrees or
more, the function operates and gives a trip output.
Mho SEMOD154224-217 v5
The plain Mho circle has the characteristic as in Figure 96. The condition for deriving the angle
β is according to equation 33.
where
The polarized voltage consists of 100% memorized positive sequence voltage (UL1L2 for phase
L1 to L2 fault). The memorized voltage will prevent collapse of the Mho circle for close in faults.
IL1L2·X
Ucomp = UL1L2 - IL1L2 • ZPP
IL1L2 • ZPP
ß
Upol
UL1L2
IL1L2·R
en07000109.vsd
IEC07000109 V1 EN-US
Figure 96: Simplified mho characteristic and vector diagram for phase L1-to-L2 fault
The condition for operation at phase-to-phase fault is that the angle β between the two
compensated voltages Ucomp1 and Ucomp2 is greater than or equal to 90° (figure 97). The
angle will be 90° for fault location on the boundary of the circle.
The angle β for L1-to-L2 fault can be defined according to equation 34.
æ U -IL1L2 × ZPPö
b = arg ç ÷
è U-(-IL1L2 × ZRevPP) ø
EQUATION1792 V1 EN-US (Equation 34)
where
ZRevPP is the positive sequence impedance setting for phase-to-phase fault in reverse direction
IL1L2jX
U
Ucomp2 = U = IF•ZF=UL1L2
IL1L2R
- IL1L2 • Z RevPP
en07000110.vsd
IEC07000110 V1 EN-US
Figure 97: Simplified offset mho characteristic and voltage vectors for phase L1-to-L2
fault.
Operation occurs if 90≤β≤270.
where
ArgDir is the setting parameter for directional line in fourth quadrant in the directional
element, ZDMRDIR.
ArgNegRes is the setting parameter for directional line in second quadrant in the directional
element, ZDMRDIR.
β is calculated according to equation
The directional information is brought to the mho distance measurement from the mho
directional element as binary coded information to the input DIRCND. See Directional
impedance element for mho characteristic (ZDMRDIR) for information about the mho
directional element.
IL1L2jX
ZPP
UL1L2
ArgNegRes f
IL1L2
ArgDir
en07000111.vsd
IEC07000111 V1 EN-US
Figure 98: Simplified offset mho characteristic in forward direction for phase L1-to-L2
fault
The β is derived according to equation for the mho circle and φ is the angle between the
voltage and current.
ZPP
ArgNegRes
ϕ
IL1L2
ArgDir R
UL1L2
ZRevPP
en06000469.eps
IEC06000469 V1 EN-US
Mho SEMOD154224-120 v5
The measuring of earth faults uses earth-return compensation applied in a conventional way.
The compensation voltage is derived by considering the influence from the earth-return path.
For an earth fault in phase L1, the compensation voltage Ucomp can be derived, as shown in
Figure 100.
where
Upol is the polarizing voltage (memorized UL1 for Phase L1-to- earth
fault)
Zloop is the loop impedance, which in general terms can be expressed
as
(
Z1+ZN = Z 1 × 1 + KN )
where
Z1 is the positive sequence impedance of the line (Ohm/phase)
The angle β between the Ucomp and the polarize voltage Upol for a L1-to-earth fault is
(
β = arg U L1 − I L1 + 3I 0 ⋅ KN ⋅ ZPE − arg (Upol )
)
GUID-A9492CDF-D3B7-4DC5-8E06-6638BEE2540B V2 EN-US (Equation 36)
where
UL1 is the phase voltage in faulty phase L1
KN Z0-Z1
3 × Z1
the setting parameter for the zero sequence
compensation consisting of the magnitude KN and the
angle KNAng.
Upol is the 100% of positive sequence memorized voltage UL1
IL1·X
IL1·ZN
Ucomp
IL1 • Zloop
IL1·ZPE
Upol
f
IL1 (Ref) IL1·R
en06000472_2.vsd
IEC06000472 V2 EN-US
Figure 100: Simplified offset mho characteristic and vector diagram for phase L1-to-earth
fault
Operation occurs if 90≤β≤270.
The condition for operation at phase-to-earth fault is that the angle β between the two
compensated voltages Ucomp1 and Ucomp2 is greater or equal to 90° see figure 101. The
angle will be 90° for fault location on the boundary of the circle.
IL1L 2 • jX
UL1
U comp2 = UL1 - (-IL1 • ZRevPE)
IL1L2 • R
- I L1 • Z Re vPe
en 06000465.vsd
IEC06000465 V1 EN-US
Figure 101: Simplified offset mho characteristic and voltage vector for phase L1-to-earth
fault
Operation occurs if 90≤β≤270.
where
ArgDir is the setting parameter for directional line in fourth quadrant in the directional
element, ZDMRDIR.
ArgNegRes is the setting parameter for directional line in second quadrant in the directional
element, ZDMRDIR.
β is calculated according to equation
IL1 jX
UL1
ArgNegRes f
IL1 IL1·R
ArgDir
en 06000466.vsd
IEC06000466 V1 EN-US
Figure 102: Simplified characteristic for offset mho in forward direction for L1-to-earth
fault
The conditions for operation of offset mho in reverse direction for L1-to-earth fault is
90≤β≤270 and 180°-Argdir≤φ≤ArgNegRes+180°.
The β is derived according to equation for the offset mho circle and φ is the angle between the
voltage and current.
ZPE
ArgNegRes
ϕ
IL
1
ArgDir R
UL1
ZRevPE
en06000470.eps
IEC06000470 V1 EN-US
Figure 103: Simplified characteristic for offset mho in reverse direction for L1-to-earth
fault
Phase-to-earth related signals are designated by L1N, L2N and L3N. The phase-to-phase
signals are designated by L1L2, L2L3, and L3L1.
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal
for each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (STCND), as presented in figure 104.
The ZMHPDIS function block is used in the IED for each zone.
The STCND input signal represents a connection of six different integer values from Phase
selection with load encroachment function FMPSPDIS within the IED, which are converted
within the zone measuring function into corresponding boolean expressions for each
condition separately. Input signal STCND is connected from FMPSPDIS function output signal
STCNDPHS.
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction.
The zone measurement function filters out the relevant signals depending on the setting of
the parameter DirMode. Input signal DIRCND must be configured to the STDIRCND output
signal on ZDMRDIR function.
OffsetMhoDir=
Non-directional
AND AND
DirMode=Offset
STCND T
AND F
AND
LoadEnchMode=
On/Off
LDCND
T
True F
AND Release
DIRCND
OffsetMhoDir=
Forward/Reverse
AND
DirMode=
Forward/Reverse
BLKZ
BLOCK OR
IEC11000216-1-en.vsd
IEC11000216 V1 EN-US
Results of the directional measurement enter the logic circuits when the zone operates in
directional (forward or reverse) mode, as shown in figure 104.
Release STPE
OR
AND
STL1N STL1
OR
AND
STL2N
AND
STL3N
STL2
OR
AND
STL1L2
AND
STL2L3
STL3
OR
AND
STL3L1
START
OR
STPP
OR
IEC11000217-1-en.vsd
IEC11000217 V1 EN-US
15ms
BLKTRIP AND t
TRIP
AND TRL2
STL2
IEC11000218-1-en.vsd
IEC11000218 V1 EN-US
STPE
BLOCK
TRPE
&
tON
& ³1 t
a
Internal a=b
start b STTIMER
&
Internal
a
a<b
start b
tON
³1 t && TRPP
&
STPP
ZnTimerSel
FALSE 1 timers seperated
³1 2 timers linked
internalCommonStart
3 internal start
phSelStart 4 start from phSel
externalCommonStart
5 external start
IEC12000463-3-en.vsd
IEC12000463 V2 EN-US
SEMOD173242-2 v14
8.5.1 Identification
SEMOD154542-2 v2
The line distance protection is an up to five (depending on product variant) zone full scheme
protection function with three fault loops for phase-to-earth fault for each of the independent
zones. Individual settings for each zone resistive and reactive reach give flexibility for use on
overhead lines and cables of different types and lengths.
The Full-scheme distance protection, quadrilateral for earth fault functions have functionality
for load encroachment, which increases the possibility to detect high resistive faults on heavily
loaded lines , see Figure 108.
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 108: Typical quadrilateral distance protection zone with Phase selection,
quadrilateral characteristic with settable angle function FRPSPDIS activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built in phase selection makes the function suitable in applications with single phase
auto-reclosing.
The distance protection zones can operate, independent of each other, in directional (forward
or reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines.
ZMMPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
BLKZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC06000454-2-en.vsd
IEC06000454 V2 EN-US
ZMMAPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
BLKZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC09000947-1-en.vsd
IEC09000947 V1 EN-US
8.5.4 Signals
PID-3645-INPUTSIGNALS v6
PID-3645-OUTPUTSIGNALS v6
PID-3640-INPUTSIGNALS v6
PID-3640-OUTPUTSIGNALS v6
8.5.5 Settings
PID-3645-SETTINGS v6
PID-3640-SETTINGS v6
The different fault loops within the IED are operating in parallel in the same principle as a full
scheme measurement.
Figure 111 presents an outline of the different measuring loops for the basic five, impedance-
measuring zones l.
en07000080.vsd
IEC07000080 V1 EN-US
Figure 111: The different measuring loops at line-earth fault and phase-phase fault.
The distance measuring zone include three impedance measuring loops; one fault loop for
each phase.
The distance measuring zone will essentially operate according to the non-directional
impedance characteristics presented in Figure 112. The characteristic is illustrated with the full
loop reach.
X (Ohm/loop)
R1PE+Rn
RFPE RFPE
X0PE-X1PE
Xn =
3
X1PE+Xn R0PE-R1PE
Rn =
3
jN jN
R (Ohm/loop)
RFPE RFPE
X1PE+Xn
RFPE RFPE
en08000280-2-en.vsd
R1PE+Rn
IEC08000280 V1 EN-US
Figure 112: Characteristic for the phase-to-earth measuring loops, ohm/loop domain.
The fault loop reach may also be presented as in Figure 113.
ILn R1 + j X1
Phase-to-earth
UL1
element
Phase-to-earth
fault in phase L1 RFPE
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 ) en06000412.vsd
IEC06000412 V1 EN-US
The zone may be set to operate in Non-directional, Forward, Off or Reverse direction through
the setting OperationDir. The result from respective set value is illustrated in Figure 114. The
impedance reach is symmetric, in the sense that it is conform for forward and reverse
direction. Therefore, all reach settings apply to both directions.
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
The operation of the distance measuring zone is blocked if the magnitude of input currents fall
below certain threshold values.
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
earth loops will be blocked when IN < IMinOpIN, regardless of the phase currents.
ILn is the RMS value of the current in phase Ln. IN is the RMS value of the vector sum of the
three phase currents, that is, residual current 3I0.
Both current limits IMinOpPE and IMinOpIN are automatically reduced to 75%
of regular set values if the zone is set to operate in reverse direction, that is,
OperationDir=Reverse.
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits.
Here U and I represent the corresponding voltage and current phasors in the respective phase
Ln (n = 1, 2, 3).
U L1
Z app =
I L1 + I N × KN
EQUATION1223 V2 EN-US (Equation 38)
Where:
UL1, IL1 and IN are the phase voltage, phase current and residual current present to the IED
KN is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current in IED point. This results in the same reach along the
line for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance
X.
The formula given in equation 38 is only valid for no loaded radial feeder applications. When
load is considered in the case of single phase-to-earth fault, conventional distance protection
might overreach at exporting end and underreach at importing end. IED has an adaptive load
compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The
check sums are calculated and compared, and the information is distributed into memory
locations. For each of the six supervised fault loops, sampled values of voltage (U), current (I),
and changes in current between samples (DI) are brought from the input memory and fed to a
recursive Fourier filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 39,
X Di
U = R × i + ------ × -----
w 0 Dt
EQUATION1224 V1 EN-US (Equation 39)
X D Re ( I )
Re ( U ) = R × Re ( I ) + ------ × ------------------
w0 Dt
X DIm ( I )
Im ( U ) = R × Im ( I ) + ------ × -----------------
w0 Dt
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 42)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitute it in the equation for the imaginary part. The equation for the Xm
measured reactance can then be solved. The final result is equal to:
Im ( U ) × DRe ( I ) – Re ( U ) × D Im ( I )
R m = ------------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – D Im ( I ) × Re ( I )
EQUATION357 V1 EN-US (Equation 43)
Re ( U ) × Im ( I ) – Im ( U ) × Re ( I )
Xm = w 0 × Dt × -------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – DIm ( I ) × Re ( I )
EQUATION358 V1 EN-US (Equation 44)
The calculated Rm and Xm values are updated each sample and compared with the set zone
reach. The adaptive tripping counter counts the number of permissive tripping results. This
effectively removes any influence of errors introduced by the capacitive voltage transformers
or by other factors.
The directional evaluations are performed simultaneously in both forward and reverse
directions, and in all six fault loops. Positive sequence voltage and a phase locked positive
sequence memory voltage are used as a reference. This ensures unlimited directional
sensitivity for faults close to the IED point.
The evaluation of the directionality takes place in the Directional impedance element for mho
characteristic ZDMRDIR function. Equation 45 is used to classify that the fault is in forward
direction for line-to-earth fault.
where:
ArgDir is the setting for the lower boundary of the forward directional characteristic, by default set to 15
(= -15 degrees) and
ArgNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to
115 degrees, see figure 115.
U1L1 is positive sequence phase voltage in phase L1
The setting of ArgDir and ArgNegRes is by default set to 15 (= -15) and 115 degrees respectively
(see figure 115) and it should not be changed unless system studies have shown the necessity.
ZDMRDIR gives a binary coded signal on the output STDIRCND depending on the evaluation
where STFWL1N=1 adds 1, STRVL1N=1 adds 2, STFWL2N=1 adds 4 etc.
ArgNegRes
ArgDir
R
en05000722.vsd
IEC05000722 V1 EN-US
Figure 115: Setting angles for discrimination of forward and reverse fault
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
The polarizing voltage is available as long as the positive-sequence voltage exceeds 5% of the
set base voltage UBase. So the directional element can use it for all unsymmetrical faults
including close-in faults.
For close-in three-phase faults, the U1L1M memory voltage, based on the same positive
sequence voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
• If the current is still above the set value of the minimum operating current (between 10
and 30% of the set IED rated current IBase), the condition seals in.
• If the fault has caused tripping, the trip endures.
• If the fault was detected in the reverse direction, the measuring element in the
reverse direction remains in operation.
• If the current decreases below the minimum operating value, the memory resets until the
positive sequence voltage exceeds 10% of its rated value.
Phase-to-earth related signals are designated by LnE, where n represents the corresponding
phase number (L1E, L2E, and L3E).
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal
for each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (STCND), as presented in figure 116.
The STCND input signal represents a connection of six different integer values from the phase
selection function within the IED, which are converted within the zone measuring function into
corresponding boolean expressions for each condition separately. It is connected to the Phase
selection with load enchroachment, quadrilateral characteristic (FDPSPDIS) function output
STCNDZ.
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction.
The zone measurement function filter out the relevant signals on the DIRCND input depending
on the setting of the parameter OperationDir. It shall be configured to the DIRCND output on
the Directional impedance element for mho characteristic (ZDMRDIR) function.
STCND
AND STNDL1N
L1N
AND STNDL2N
L2N
STNDL3N
L3N AND
OR STNDPE
OR
BLKZ STND
OR AND
BLOCK
BLK
en06000408-2.vsd
IEC06000408 V2 EN-US
STNDL1N 15 ms
AND t STL1
STNDL2N 15 ms
AND t STL2
STNDL3N 15 ms
AND t STL3
15 ms
AND t START
OR
BLK
en06000409.vsd
IEC06000409 V1 EN-US
STNDL1N
DIRL1N AND
OR STZMPE.
&
STNDL2N
DIRL2N AND
STNDL3N 15 ms
STL1
& t
DIRL3N AND
15 ms
STL2
& t
15 ms
STL3
& t
BLK
15 ms
OR START
& t
en07000081.vsd
IEC07000081 V1 EN-US
en07000082.vsd
IEC07000082 V1 EN-US
Figure 119: Tripping logic for the distance protection zone one
8.6.1 Identification
SEMOD155886-2 v2
GUID-39299546-12A2-4D9D-86D0-A33F423944E4 v2
ZDMRDIR
I3P* DIR_CURR
U3P* DIR_VOLT
DIR_POL
STFW
STRV
STDIRCND
IEC06000422_2_en.vsd
IEC06000422 V2 EN-US
ZDARDIR
I3P* STFWPE
U3P* STRVPE
I3PPOL* DIREFCND
DIRCND
IEC06000425-2-en.vsd
IEC06000425 V2 EN-US
8.6.4 Signals
PID-3546-INPUTSIGNALS v7
PID-3546-OUTPUTSIGNALS v7
PID-3564-INPUTSIGNALS v7
PID-3564-OUTPUTSIGNALS v7
8.6.5 Settings
PID-3546-SETTINGS v7
PID-3564-SETTINGS v7
The evaluation of the directionality takes place in Directional impedance element for mho
characteristic (ZDMRDIR). Equation 46 and equation 47 are used to classify that the fault is in
the forward direction for phase-to-earth fault and phase-to-phase fault respectively.
Where:
ArgDir Setting for the lower boundary of the forward directional characteristic, by
default set to 15 (= -15 degrees)
ArgNegRes Setting for the upper boundary of the forward directional characteristic, by
default set to 115 degrees, see figure 122 for mho characteristics.
U1L1 Positive sequence phase voltage in phase L1
U1L1L2M Memorized voltage difference between phase L1 and L2 (L2 lagging L1)
The default settings for ArgDir and ArgNegRes are 15 (= -15) and 115 degrees respectively (see
figure 122) and they should not be changed unless system studies show the necessity.
If one sets DirEvalType to Comparator (which is recommended when using the mho
characteristic) then the directional lines are computed by means of a comparator-type
calculation, meaning that the directional lines are based on mho-circles (of infinite radius). The
default setting value Impedance otherwise means that the directional lines are implemented
based on an impedance calculation equivalent to the one used for the quadrilateral impedance
characteristics.
X
Zset reach point
ArgNegRes
-ArgDir R
-Zs
en06000416.vsd
IEC06000416 V1 EN-US
The code built up for release of the measuring fault loops is as follows: STDIRCND = L1N*1 +
L2N*2 + L3N*4 + L1L2*8 + L2L3*16 + L3L1*32
Example: If only L1Nstart, the value is 1, if start in L1N and L3N are detected, the value is 1+4=5.
The polarizing voltage is available as long as the positive-sequence voltage exceeds 5% of the
set base voltage UBase, thus the directional element can use it for all unsymmetrical faults
including close-in faults.
For close-in three-phase faults, the U1L1M memory voltage, based on the same positive
sequence voltage, ensures correct directional discrimination.
The memory voltage is used for 100ms or until the positive sequence voltage is restored. After
100ms, the following occurs:
• If the current is still above the set value of the minimum operating current the condition
seals in.
• If the fault has caused tripping, the trip continues.
• If the fault was detected in the reverse direction, the measuring element in the
reverse direction remains in operation.
• If the current decreases below the minimum operate value, no directional indications will
be given until the positive sequence voltage exceeds 10% of its rated value.
The Directional impedance element for mho characteristic (ZDMRDIR) function has the
following output signals:
The STDIRCND output provides an integer signal that depends on the evaluation and is derived
from a binary coded signal as follows:
The STFW output is a logical signal with value 1 or 0. It is made up as an OR-function of all the
forward starting conditions, that is, STFWL1N, STFWL2N, STFWL3N, STFWL1L2, STFWL2L3 and
STFWL3L1. The STRV output is similar to the STFW output, the only difference being that it is
made up as an OR-function of all the reverse starting conditions, that is, STRVL1N, STRVL2N,
STRVL3N, STRVL1L2, STRVL2L3 and STRVL3L1.
• The greatest amount of expansion for improved resistive coverage. These elements
always expand back to the source.
• Memory action for all fault types. This is very important for close-in three-phase faults.
• A common polarizing reference for all six distance-measuring loops. This is important for
single-pole tripping, during a pole-open period.
There are however some situations that can cause security problems like reverse phase to
phase faults and double phase-to-earth faults during high load periods. To solve these,
additional directional element is used.
For phase-to-earth faults, directional elements using sequence components are very reliable
for directional discrimination. The directional element can be based on one of following types
of polarization:
• Zero-sequence voltage
• Negative-sequence voltage
• Zero-sequence current
These additional directional criteria are evaluated in the Additional distance protection
directional function for earth faults (ZDARDIR).
Zero-sequence voltage polarization is utilizing the phase relation between the zero-sequence
voltage and the zero-sequence current at the location of the protection. The measurement
principle is illustrated in figure 123.
- 3U 0
AngleOp
AngleRCA
3I 0
en06000417.vsd
IEC06000417 V1 EN-US
Figure 123: Principle for zero-sequence voltage polarized additional directional element
Negative-sequence voltage polarization is utilizing the phase relation between the negative-
sequence voltage and the negative-sequence current at the location of the protection.
Zero-sequence current polarization is utilizing the phase relation between the zero-sequence
current at the location of the protection and some reference zero-sequence current, for
example, the current in the neutral of a power transformer.
Z0 SA I0 I0
Z0 Line Z0 SB
Charac te ris tic
ang le
U0 U0
K*I0
U0 + K*I0
IF
en06000418.vsd
IEC06000418 V1 EN-US
These polarization quantities, voltage and current, are stabilized against minimum polarizing
voltage (UPOL>) and current (IPOL>). That means if polarizing voltage is greater than UPOL>
setting, and if polarizing current is greater than IPol>, then only they are used for direction
determination.
Normal
directional Release of distance
element measuring element
L1N, L2N, L3N L1N, L2N, L3N
AND
Additional
directional AND per
element phase
en06000419.vsd
IEC06000419 V1 EN-US
8.7.1 Identification
GUID-030C086A-8301-481E-BA0A-6550A9C1482E v2
The Mho impedance supervision logic (ZSMGAPC) includes features for fault inception
detection and high SIR detection. It also includes the functionality for loss of potential logic as
well as for the pilot channel blocking scheme.
ZSMGAPC
I3P* BLKZMTD
U3P* BLKCHST
BLOCK CHSTOP
REVSTART HSIR
BLOCKCS
CBOPEN
IEC06000426-2-en.vsd
IEC06000426 V2 EN-US
8.7.4 Signals
PID-6718-INPUTSIGNALS v1
PID-6718-OUTPUTSIGNALS v1
8.7.5 Settings
PID-6718-SETTINGS v1
The aim for the fault inception detector is to quickly detect that a fault has occurred in the
system. The fault detector detects a fault when there is a sufficient change in at least one
current and at the same time there is a sufficient change in at least one voltage. A change is
defined roughly by the difference between the present instantaneous value and the one from
one power system cycle before. The change is sufficient if it exceeds the related threshold
value. DeltaI and DeltaU for phase currents and voltages. Delta3I0 and Delta3U0 for residual
current and voltage.
If the setting PilotMode is set to On in blocking scheme and the fault inception function has
detected a system fault, a block signal BLKCHST is issued and send to remote end in order to
block the overreaching zones. Different criteria has to be fulfilled for sending the BLKCHST
signal:
If it is later detected that it was an internal fault that made the function issue the BLKCHST
signal, the function issues a CHSTOP signal to unblock the remote end. The criteria that have to
be fulfilled for this are:
1. The function has to be in pilot mode, that is, the setting PilotMode has to be set to On
2. The carrier send signal should be blocked, that is, input signal BLOCKCS is On and,
3. A reverse fault should not have been detected while the carrier send signal was not
blocked, that is, input REVSTART should not have been activated before BLOCKCS.
If loss of voltage is detected, but not a fault inception, the distance protection function is
blocked. This is also the case if a fuse failure is detected by the external fuse failure function
and activate the input FUSEFAIL. Those blocks are generated by activating the output BLKZ,
which are connected to the input BLKZ on the distance Mho function block.
During fault inception a lot of transients are developed which in turn might cause the distance
function to overreach. The Mho supervision logic (ZSMGAPC) increases the filtering during the
most transient period of the fault. This is done by activating the output BLKZMTD, which is
connected to the input BLKZMTD on mho distance function block.
The SIR function calculates the SIR value as the source impedance divided by the setting
Zreach and activates the output signal HSIR if the calculated value for any of the six basic
shunt faults exceed the setting SIRLevel. The HSIR signal is intended to block the delta based
mho impedance function.
8.8.1 Identification
SEMOD155879-2 v3
The ability to accurately and reliably classify different types of fault so that single phase
tripping and autoreclosing can be used plays an important roll in today's power systems.
The phase selection function is design to accurately select the proper fault loop(s) in the
distance function dependent on the fault type.
The heavy load transfer that is common in many transmission networks may in some cases
interfere with the distance protection zone reach and cause unwanted operation. Therefore
the function has a built in algorithm for load encroachment, which gives the possibility to
enlarge the resistive setting of the measuring zones without interfering with the load.
The output signals from the phase selection function produce important information about
faulty phase(s), which can be used for fault analysis as well.
FMPSPDIS
I3P* STL1
U3P* STL2
BLOCK STL3
ZSTART STPE
TR3PH STCNDPHS
1POLEAR STCNDPLE
STCNDLE
START
IEC06000429-2-en.vsd
IEC06000429 V2 EN-US
8.8.4 Signals
PID-3541-INPUTSIGNALS v9
PID-3541-OUTPUTSIGNALS v9
8.8.5 Settings
PID-3541-SETTINGS v9
Faulty phase identification with load encroachment for mho (FMPSPDIS) function can be
decomposed into six different parts:
The aim of the delta based phase selector is to provide very fast and reliable phase selection
for releasing of tripping from the high speed Mho measuring element and is essential to
Directional Comparison Blocking scheme (DCB), which uses Power Line Carrier (PLC)
communication system along the protected line.
The current and voltage samples for each phase passes through a notch filter that filters out
the fundamental components. Under steady state load conditions or when no fault is present,
the output of the filter is zero or close to zero. When a fault occurs, currents and voltages
change resulting in sudden changes in the currents and voltages resulting in non-fundamental
waveforms being introduced on the line. At this point the notch filter produces significant
non-zero output. The filter output is processed by the delta function. The algorithm uses an
adaptive relationship between phases to determine if a fault has occurred, and determines the
faulty phases.
The current and voltage delta based phase selector gives a real output signal if the following
criterion is fulfilled (only phase L1 shown):
Max(ΔUL1,ΔUL2,ΔUL3)>DeltaUMinOp
Max(ΔIL1,ΔIL2,ΔIL3)>DeltaIMinOp
where:
ΔUL1, ΔUL2 and ΔUL3 are the voltage change between sample t and sample t-1
DeltaUMinOp and are the minimum harmonic level settings for the voltage and
DeltaIMinOp current filters to decide that a fault has occurred. A slow evolving
fault may not produce sufficient harmonics to detect the fault;
however, in such a case speed is no longer the issue and the
sequence components phase selector will operate.
The delta voltages ΔULn and delta current ΔILn (n index for phase order) are the voltage and
current between sample t and sample t-1.
The delta phase selector employs adaptive techniques to determine the fault type. The logic
determines the fault type by summing up all phase values and dividing by the largest value.
Both voltages and currents are filtered out and evaluated. The condition for fault type
classification for the voltages and currents can be expressed as:
FaulType =
∑ ( ∆UL1, ∆UL2, ∆UL3)
MAX ( ∆UL1, ∆UL 2, ∆UL3)
EQUATION1621 V2 EN-US (Equation 48)
FaulType =
∑ ( ∆IL1, ∆IL2, ∆IL3)
MAX ( ∆IL1, ∆IL 2, ∆IL3)
EQUATION1622 V2 EN-US (Equation 49)
The output signal is 1 for single phase-to-earth fault, 2 for phase-to-phase fault and 3 for
three-phase fault. At this point the filter does not know if earth was involved or not.
Typically there are induced harmonics in the non-faulted lines that will affect the result. This
method allows for a significant tolerance in the evaluation of FaultType over its entire range.
When a single phase-to-earth fault has been detected, the logic determines the largest
quantity, and asserts that phase. If phase-to-phase fault is detected, the two largest phase
quantities will be detected and asserted as outputs.
The faults detected by the delta based phase selector are coordinated in a separate block.
Different phases of faults may be detected at slightly different times due to differences in the
angles of incidence of fault on the wave shape. Therefore the output is forced to wait a certain
time by means of a timer. If the timer expires, and a fault is detected in one phase only, the
fault is deemed as phase-to-earth. This way a premature single phase-to-earth fault detection
is not released for a phase-to-phase fault. If, however, earth current is detected before the
timer expires, the phase-to-earth fault is released sooner.
If another phase picks up during the time delay, the wait time is reduced by a certain amount.
Each detection of either phase-to-earth or additional phases further reduce the initial time
delay and allow the delta phase selector output to be faster. There is no time delay if all three
phases are faulty.
The delta function is released if the input DELTAREL is activated at the same time as input
DELTABLK is not activated. Activating the DELTABLK input blocks the delta function. The
release signal has an internal pulse timer of 100 ms. When the DELTAREL signal has
disappeared the delta logic is reset. In order not to get too abrupt change, the reset is decayed
in pre-defined steps.
The complementary based zero-sequence current function evaluates the presence of earth
fault by calculating the 3I0 and comparing the result with the setting parameter INRelPE. The
output signal is used to release the earth-fault loop. It is a complement to the earth-fault
signal built-in in the sequence based phase selector. The condition for releasing the phase-to-
earth loop is as follows:
The output from this detection is used to release the earth-fault loop.
|3I0|>maxIph × INRelPE
where:
|3I0| is the magnitude of the zero sequence current 3I0
The earth-fault loop is also released if the evaluation of the zero sequence current by the main
sequence function meets the following conditions:
|3I0|>IBase × 0.5
|3I0|>maxIph ×INRelPE
where:
maxIph is the maximal current magnitude found in any of the three phases
INRelPE is the setting of 3I0 limit for release of phase-to-earth measuring loop in % of
IBase
IBase is the global setting of the base current (A)
In systems where the source impedance for zero sequence is high the change of zero sequence
current may not be significant and the above detection may fail. In those cases the detection
enters the second level, with evaluation of zero and negative sequence voltage. The release of
the earth-fault loops can then be achieved if all of the following conditions are fulfilled:
|3U0|>|U2| × 0.5
|3U0|>|U1| × 0.2
and
3I0<0.1 × IBase
or
3I0<maxIph × INRelPE
where:
3U0 is the magnitude of the zero sequence voltage
U2 is the magnitude of the negative sequence voltage at the relay measuring point
k5 is design parameter
ILmax is the maximal phase current
IMinOp is the setting of minimum operate phase current in % of IBase
IEC06000383-2-en.vsd
IEC06000383 V2 EN-US
|U1|>U1MinOP
|U2|>U2MinOp
where:
U1MinOP and are the setting parameters for positive sequence and negative
U2MinOp sequence minimum operate voltages
If there is a three-phase fault, there will not be any release of the individual phase signals, even
if the general conditions for U2 and U1 are fulfilled.
The condition 1 determines faulty phase at single phase-to-earth fault by evaluating the
argument between U2 and I0.
80°
200°
L1-E sector
320°
IEC06000384_2_en.vsd
IEC06000384 V3 EN-US
Figure 129: Condition 1: Definition of faulty phase sector as angle between U2 and I0
The angle is calculated in a directional function block and gives the angle in radians as input to
the U2 and I0 function block. The input angle is released only if the fault is in forward direction.
This is done by the directional element. The fault is classified as forward direction if the angle
between U0 and I0 lies between 20 to 200 degrees, see figure 130.
Forward 20°
200° Reverse
en06000385.vsd
IEC06000385 V1 EN-US
Figure 130: Directional element used to release the measured angle between Uo and I0
The input radians are summarized with an offset angle and the result evaluated. If the angle is
within the boundaries for a specific sector, the phase indication for that sector will be active
see figure 129. Only one sector signal is allowed to be activated at the same time.
The sector function for condition 1 has an internal release signal which is active if the main
sequence function has classified the angle between U0 and I0 as valid. The following conditions
must be fulfilled for activating the release signals:
|U2|>U2MinOp
|3I0|>maxIph · INRelPE
where:
U2 and IN are the magnitude of the negative sequence voltage and zero-
sequence current (3I0)
The angle difference is phase shifted by 180 degrees if the fault is in reverse direction.
The condition 2 looks at the angle relationship between the negative sequence voltage U2 and
the positive sequence voltage U1. Since this is a phase-to-phase voltage relationship, there is
no need for shifting phases if the fault is in reverse direction. A phase shift is introduced so
that the fault sectors will have the same angle boarders as for condition 1. If the calculated
angle between U2 and U1 lies within one sector, the corresponding phase for that sector will be
activated. The condition 2 is released if both the following conditions are fulfilled:
|U2|>U2MinOp
|U1|>U1MinOP
where:
|U1| and |U2| are the magnitude of the positive and negative sequence voltages.
U1MinOP and U2MinOp are the setting parameters for positive sequence and negative sequence
minimum operating voltages.
140°
L3-E sector
20°
U1L1
(Ref)
L1-E sector
L2-E sector
260° IEC06000413_2_en.vsd
IEC06000413 V2 EN-US
The sequence phase selector is blocked when earth is not involved or if a three-phase fault is
detected.
|U1|<U1Level
and
|I1|>I1LowLevel
or
|I1|>IMaxLoad
where:
|U1| and |I1| are the positive sequence voltage and current magnitude
U1Level , are the setting of limits for positive sequence voltage and current
I1LowLevel
IMaxLoad is the setting of the maximum load current
The output signal for detection of three-phase fault is only released if not earth fault and
phase-to-phase fault in the main sequence function is detected.
The conditions for not detecting earth fault are the inverse of equation 5 to 10.
The condition for not detecting phase-to-phase faults is determined by three conditions. Each
of them gives condition for not detecting phase-to-phase fault. Those are:
1:
earth fault is detected
or
|3I0|> 0.05 · IBase
and
|3I0|>maxIph ·INRelPE
2:
phase-to-earth and phase-to-phase faults are not fulfilled
and
maxIph<0.1 · IBase
and
|I2|<0.1 · maxIph
3:
|3I0|>maxIph · INBlockPP
or
|I2|<maxIph · I2ILmax
where:
maxIph is the maximum of the phase currents IL1, IL2 and IL3
INRelPE is the setting parameter for 3I0 limit for release of phase-to-earth fault
loops
|I2| is the magnitude of the negative sequence current
I2ILmax is the setting parameter for the relation between negative sequence
current to the maximum phase current in percent of IBase
INBlockPP is the setting parameter for 3I0 limit for blocking phase to phase
measuring loops
a a>b FaultPriority
DeltaIL1 then c=a c Adaptive release
b else c=b dependent on result
from Delta logic
DeltaUL1
Sequence based
function a<b
a
L1L2 fault
then c=b c
OR b else c=a OR
L1N fault
3 Phase fault
STL1
IL1Valid &
BLOCK
IEC06000386-2-en.vsd
IEC06000386 V2 EN-US
The outline of the characteristic is presented in figure 133. As illustrated, the resistive reach in
forward and reverse direction and the angle of the sector is the same in all four quadrants. The
reach for the phase selector will be reduced by the load encroachment function, as shown in
figure 133.
Blinder
Blinder provides a mean to discriminate high load from a fault. The operating characteristic is
illustrated in figure 133. There are six individual measuring loops with the blinder functionality.
Three phase-to-earth loops which estimate the impedance according to
Zn = Uph / Iph
The start operations from respective loop are binary coded into one word and provides an
output signal STCNDPLE.
X jX
RLd
ArgLd ArgLd
R
ArgLd R
ArgLd
RLd
Operation area
en06000414.vsd
IEC06000414 V1 EN-US
Outputs SEMOD153832-327 v7
The output of the sequence components based phase selector and the delta logic phase
selector activates the output signals STL1, STL2 and STL3. If an earth fault is detected the
signal STPE gets activated.
The phase selector also gives binary coded signals that are connected to the zone measuring
element for opening the correct measuring loop(s). This is done by the signal STCNDPHS. If
only one phase is started (L1, L2 or L3), the corresponding phase-to-earth element is enabled.
STPE is expected to be made available for two-phase and three-phase faults for the correct
output to be selected. The fault loop is indicated by one of the decimal numbers below.
The output STCNDPHS provides release information from the phase selection part only.
STCNDLE provides release information from the load encroachment part only. STCNDPLE
provides release information from the phase selection part and the load encroachment part
combined, that is, both parts have to issue a release at the same time (this signal is normally
not used in the zone measuring element). In these signals, each fault type has an associated
value, which represents the corresponding zone measuring loop to be released. The values are
presented in table 162.
0= no faulted phases
1= L1E
2= L2E
3= L3E
4= -L1L2E
5= -L2L3E
6= -L3L1E
7= -L1L2L3E
8= -L1L2
9= -L2L3
10= -L3L1
11= L1L2L3
An additional logic is applied to handle the cases when phase-to-earth outputs are to be
asserted when the earth input G is not asserted.
The output signal STCNDPLE is activated when the load encroachment is operating.
STCNDPLE is connected to the input STCND for selected quadrilateral impedance measuring
zones to be blocked. The signal must be connected to the input LDCND for selected mho
impedance measuring zones .
The load encroachment at the measuring zone must be activated to release the
blocking from the load encroachment function.
8.9.1 Identification
GUID-420DD49A-C65B-4F04-B317-9558DCCE7A52 v1
GUID-119120A5-8600-44C6-9C85-81136DBBE280 v1
The line distance protection is up to five zone full scheme protection with three fault loops for
phase-to-phase faults and three fault loops for phase-to-earth fault for each of the
independent zones. Individual settings for each zone in resistive and reactive reach gives
flexibility for use as back-up protection for transformer connected to overhead lines and
cables of different types and lengths.
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 134: Typical quadrilateral distance protection zone with Phase selection,
quadrilateral characteristic with settable angle function FRPSPDIS activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built-in phase selection makes the function suitable in applications with single pole
tripping and autoreclosing.
The distance protection zones can operate, independent of each other, in directional (forward
or reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines and so on.
ZMRPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
BLKZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC08000248-1-en.vsd
IEC08000248 V1 EN-US
ZMRAPDIS
I3P* TRIP
U3P* TRL1
BLOCK TRL2
BLKZ TRL3
BLKTR START
STCND STL1
DIRCND STL2
STL3
STND
IEC08000290_1_en.vsd
IEC08000290 V1 EN-US
ZDRDIR
I3P* STDIRCND
U3P*
IEC10000007-2-en.vsd
IEC10000007 V2 EN-US
8.9.4 Signals
PID-3649-INPUTSIGNALS v6
PID-3649-OUTPUTSIGNALS v6
PID-3648-INPUTSIGNALS v6
PID-3648-OUTPUTSIGNALS v6
PID-726-INPUTSIGNALS v3
PID-726-OUTPUTSIGNALS v3
8.9.5 Settings
PID-3649-SETTINGS v6
PID-3648-SETTINGS v6
PID-3545-SETTINGS v6
The execution of the different fault loops within the IED are of full scheme type, which means
that each fault loop for phase-to-earth faults and phase-to-phase faults for forward and
reverse faults are executed in parallel.
Figure 137 presents an outline of the different measuring loops for up to five, impedance-
measuring zones. There are 3 to 5 zones depending on product type and variant.
IEC05000458-2-en.vsd
IEC05000458 V2 EN-US
Figure 137: The different measuring loops at phase-to-earth fault and phase-to-phase
fault.
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a start element to select correct voltages and current depending on fault
type. Each distance protection zone performs like one independent distance protection IED
with six measuring elements.
The distance measuring zone includes six impedance measuring loops; three intended for
phase-to-earth faults, and three intended for phase-to-phase as well as, three-phase faults.
The distance measuring zone will essentially operate according to the non-directional
impedance characteristics presented in figure 138 and figure 139. The phase-to-earth
characteristic is illustrated with the full loop reach while the phase-to-phase characteristic
presents the per phase reach.
X (Ohm/loop)
R1PE+Rn
RFPE RFPE
X0PE-X1PE
Xn =
3
X1PE+Xn R0PE-R1PE
Rn =
3
jN jN
R (Ohm/loop)
RFPE RFPE
X1PE+Xn
RFPE RFPE
en08000280-2-en.vsd
R1PE+Rn
IEC08000280 V1 EN-US
X (Ohm/phase)
j j
R (Ohm/phase)
RFPP RFPP
2 2
X1PP
IL1 R1 + j X1
Phase-to-earth
UL1
element
Phase-to-earth
fault in phase L1 RFPE
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 )
IL1 R1 + j X1 Phase-to-phase
UL1 element L1-L2
Phase-to-phase
fault in phase RFPP
L1-L2 IL2
UL2 (Arc resistance)
R1 + j X1
Regarding the illustration of three-phase fault in figure 140, there is of course fault current
flowing also in the third phase during a three-phase fault. The illustration merely reflects the
loop measurement, which is made phase-to-phase.
The zone can be set to operate in Non-directional, Forward or Reverse direction through the
setting OperationDir. The result from respective set value is illustrated in figure 141. The
impedance reach is symmetric, in the sense that it conforms for forward and reverse direction.
Therefore, all reach settings apply to both directions.
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
earth loops can be blocked when IN < IMinOpIN, regardless of the phase currents.
ILn is the RMS value of the current in phase Ln. IN is the RMS value of the vector sum of the
three-phase currents, that is residual current 3I0.
ILmLn is the RMS value of the vector difference between phase currents Lm and Ln.
All three current limits IMinOpPE, IMinOpIN and IMinOpPP are automatically
reduced to 75% of regular set values if the zone is set to operate in reverse
direction, that is OperationDir=Reverse
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits. The apparent
impedances at phase-to-phase faults follow equation 50 (example for a phase L1 to phase L2
fault).
UL1 – UL2
Zapp = -------------------------
I L1 – IL2
EQUATION1222 V1 EN-US (Equation 50)
Here U and I represent the corresponding voltage and current phasors in the respective phase
Ln (n = 1, 2, 3)
U L1
Z app =
I L1 + I N × KN
EQUATION1223 V2 EN-US (Equation 51)
Where:
are the phase voltage, phase current and residual current present to the IED
U L1
I L1
IN
KN
is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current in IED point. This results in the same reach along the
line for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance
X.
The formula given in equation 51 is only valid for radial feeder application without load. When
load is considered in the case of single phase-to-earth fault, conventional distance protection
might overreach at exporting end and underreach at importing end. The IED has an adaptive
load compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The
check sums are calculated and compared, and the information is distributed into memory
locations. For each of the six supervised fault loops, sampled values of voltage (U), current (I),
and changes in current between samples (DI) are brought from the input memory and fed to a
recursive Fourier filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 52,
X Di
U = R × i + ------ × -----
w 0 Dt
EQUATION1224 V1 EN-US (Equation 52)
X D Re ( I )
Re ( U ) = R × Re ( I ) + ------ × ------------------
w0 Dt
X DIm ( I )
Im ( U ) = R × Im ( I ) + ------ × -----------------
w0 Dt
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 55)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitutes it in the equation for the imaginary part. The equation for the Xm
measured reactance can then be solved. The final result is equal to:
Im ( U ) × DRe ( I ) – Re ( U ) × D Im ( I )
R m = ------------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – D Im ( I ) × Re ( I )
EQUATION357 V1 EN-US (Equation 56)
Re ( U ) × Im ( I ) – Im ( U ) × Re ( I )
Xm = w 0 × Dt × -------------------------------------------------------------------------------
DRe ( I ) × Im ( I ) – DIm ( I ) × Re ( I )
EQUATION358 V1 EN-US (Equation 57)
The calculated Rm and Xm values are updated each sample and compared with the set zone
reach. The adaptive tripping counter counts the number of permissive tripping results. This
effectively removes any influence of errors introduced by the capacitive voltage transformers
or by other factors.
The directional evaluations are performed simultaneously in both forward and reverse
directions, and in all six fault loops. Positive sequence voltage and a phase locked positive
sequence memory voltage are used as a reference. This ensures unlimited directional
sensitivity for faults close to the IED point.
The evaluation of the directionality takes place in Directional impedance quadrilateral function
ZDRDIR. Equation 58 and equation 59 are used to classify that the fault is in forward direction
for phase-to-earth fault and phase-to-phase fault.
For the L1-L2 element, the equation in forward direction is according to.
where:
ArgDir is the setting for the lower boundary of the forward directional characteristic, by default set to
15 (= -15 degrees) and
ArgNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to
115 degrees, see figure 142.
is positive sequence phase voltage in phase L1
U 1L1
is positive sequence memorized phase voltage in phase L1
U 1L1M
is phase current in phase L1
I L1
is voltage difference between phase L1 and L2 (L2 lagging L1)
U 1L1L 2
is memorized voltage difference between phase L1 and L2 (L2 lagging L1)
U 1L1L 2 M
is current difference between phase L1 and L2 (L2 lagging L1)
I L1L 2
The setting of ArgDir and ArgNegRes is by default set to 15 (= -15) and 115 degrees respectively
(as shown in figure 142). It should not be changed unless system studies have shown the
necessity.
ZDRDIR gives binary coded directional information per measuring loop on the output
STDIRCND.
STDIR= STFWL1*1+STFWL2*2+STFWL3*4+STFWL1L2*8+
+STFWL2L3*16+STFWL3L1*32+STRVL1*64+STRVL2*128+
+STRVL3*256+STRVL1L2*512+STRVL2L3*1024+STRVL3L1*2048
ArgNegRes
ArgDir
R
en05000722.vsd
IEC05000722 V1 EN-US
Figure 142: Setting angles for discrimination of forward and reverse fault in Directional
impedance quadrilateral function ZDRDIR
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
The polarizing voltage is available as long as the positive sequence voltage exceeds 5% of the
set base voltage UBase. So the directional element can use it for all unsymmetrical faults
including close-in faults.
For close-in three-phase faults, the U1L1M memory voltage, based on the same positive
sequence voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
• If the current is still above the set value of the minimum operating current (between 10
and 30% of the set IED rated current IBase), the condition seals in.
• If the fault has caused tripping, the trip endures.
• If the fault was detected in the reverse direction, the measuring element in the
reverse direction remains in operation.
• If the current decreases below the minimum operating value, the memory resets until the
positive sequence voltage exceeds 10% of its rated value.
Phase-to-earth related signals are designated by L1N, L2N and L3N.. The phase-to-phase
signals are designated by L1L2, L2L3, and L3L1.
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal
for each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (STCND), as presented in figure 59.
The STCND input signal represents a connection of six different integer values from Phase
selection with load encroachment, quadrilateral characteristic function FRPSPDIS within the
IED, which are converted within the zone measuring function into corresponding boolean
expressions for each condition separately. Input signal STCND is connected to
FRPSPDISfunction output STCNDZ.
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction.
The zone measurement function filter out the relevant signals depending on the setting of the
parameter OperationDir. It must be configured to the STDIRCND output on directional
function ZDRDIR function.
STZMPP
OR
STCND
AND STNDL1L2
L1L2
STNDL2L3
L2L3 AND
AND STNDL1N
L1N
AND STNDL2N
L2N
STNDL3N
L3N AND
OR STPE
OR
VTSZ STND
OR AND
BLOCK
BLOCFUNC BLK
99000557-2.vsd
IEC99000557-TIFF V3 EN-US
Figure 143: Conditioning by a group functional input signal STCND, external start
condition
Composition of the phase start signals for a case, when the zone operates in a non-directional
mode, is presented in figure 60.
STNDL1N
OR
STNDL2N 15 ms
AND t STL1
STNDL3N
STNDL1L2 OR 15 ms
AND t STL2
STNDL2L3
15 ms
STNDL3L1 AND t STL3
OR
15 ms
AND t START
OR
BLK
IEC09000889-1-en.vsd
IEC09000889 V1 EN-US
STNDL1N
AND
DIRL1N
STZMPE.
OR
STNDL2N
DIRL2N AND
STNDL3N 15 ms
OR STL1
AND AND t
DIRL3N
STNDL1L2
DIRL1L2 AND 15 ms
OR STL2
AND t
STNDL2L3
DIRL2L3 AND
15 ms
OR STL3
STNDL3L1 AND t
DIRL3L1 AND
STZMPP
OR
BLK
15 ms
OR START
AND t
IEC09000888-2-en.vsd
IEC09000888 V2 EN-US
Timer tPP=On
STZMPP AND tPP
AND
t
BLOCFUNC
OR OR
tPE
t
AND
Timer tPE=On AND
STZMPE 15ms
BLKTR AND t
TRIP
BLK OR
IEC09000887-3-en.vsdx
IEC09000887 V3 EN-US
8.10.1 Identification
GUID-07DB9506-656C-4E5F-A043-3DAA624313C7 v2
SYMBOL-DD V1 EN-US
The ability to accurately and reliably classify the different types of fault, so that single pole
tripping and autoreclosing can be used plays an important role in today's power systems.
Phase selection, quadrilateral characteristic with settable angle FRPSPDIS is designed to
accurately select the proper fault loop in the distance function dependent on the fault type.
The heavy load transfer that is common in many transmission networks may make fault
resistance coverage difficult to achieve. Therefore, FRPSPDIS has a built-in algorithm for load
encroachment, which gives the possibility to enlarge the resistive setting of both the phase
selection and the measuring zones without interfering with the load.
The extensive output signals from the phase selection gives also important information about
faulty phase(s) which can be used for fault analysis.
FRPSPDIS
I3P* TRIP
U3P* START
BLOCK STFWL1
DIRCND STFWL2
STFWL3
STFWPE
STRVL1
STRVL2
STRVL3
STRVPE
STNDL1
STNDL2
STNDL3
STNDPE
STFW1PH
STFW2PH
STFW3PH
STPE
STPP
STCNDZ
STCNDLE
IEC08000430-2-en.vsd
IEC08000430 V2 EN-US
8.10.4 Signals
PID-3643-INPUTSIGNALS v7
PID-3643-OUTPUTSIGNALS v7
8.10.5 Settings
PID-3643-SETTINGS v7
The basic impedance algorithm for the operation of the phase selection measuring elements is
the same as for the distance zone measuring function. Phase selection, quadrilateral
characteristic with settable angle (FRPSPDIS) includes six impedance measuring loops; three
intended for phase-to-earth faults, and three intended for phase-to-phase as well as for three-
phase faults.
The difference, compared to the distance zone measuring function, is in the combination of
the measuring quantities (currents and voltages) for different types of faults.
The characteristic is basically non-directional, but FRPSPDIS uses information from the
directional function ZDRDIR to discriminate whether the fault is in forward or reverse
direction.
• Residual current criteria, that is, separation of faults with and without earth connection
• Regular quadrilateral impedance characteristic
• Load encroachment characteristics is always active but can be switched off by selecting a
high setting.
The STCNDLE output is non-directional. The directionality is determined by the distance zones
directional function ZDRDIR.
There are output from FRPSPDIS that indicate whether a start is in forward or reverse direction
or non-directional, for example STFWL1, STRVL1 and STNDL1.
These directional indications are based on the sector boundaries of the directional function
and the impedance setting of FRPSPDIS function. Their operating characteristics are
illustrated in figure 148.
X X X
R
R R
en08000286.vsd
IEC08000286 V1 EN-US
Figure 148: Characteristics for non-directional, forward and reverse operation of Phase
selection, quadrilateral characteristic with settable angle (FRPSPDIS)
The setting of the load encroachment function may influence the total operating
characteristic, for more information, refer to section "Load encroachment".
The input DIRCND contains binary coded information about the directional coming from the
directional function ZDRDIR. It shall be connected to the STDIR output on ZDRDIR. This
information is also transferred to the input DIRCND on the distance measuring zones, that is,
the ZMRPDIS block.
STDIR= STFWL1*1+STFWL2*2+STFWL3*4+STFWL1L2*8+
+STFWL2L3*16+STFWL3L1*32+STRVL1*64+STRVL2*128+
+STRVL3*256+STRVL1L2*512+STRVL2L3*1024+STRVL3L1*2048
If the binary information is 1 then it will be considered that we have start in forward direction
in phase L1. If the binary code is 3 then we have start in forward direction in phase L1 and L2
etc.
The STCNDZ or STCNDLE output contains, in a similar way as DIRCND, binary coded
information, in this case information about the condition for opening correct fault loop in the
distance measuring element. It shall be connected to the STCND input on the ZMRPDIS
distance measuring zones block.
The code built up for release of the measuring fault loops is as follows:
For a phase-to-earth fault, the measured impedance by FRPSPDIS is according to equation 60.
Index PHS in images and equations reference settings for Phase selection,
quadrilateral characteristic with settable angle (FRPSPDIS).
ULn
ZPHSn =
ILn
EQUATION1255 V1 EN-US (Equation 60)
where:
n corresponds to the particular phase (n=1, 2 or 3)
The characteristic for FRPSPDIS function at phase-to-earth fault is according to figure 149. The
characteristic has a settable angle for the resistive boundary in the first quadrant of 70°.
The resistance RN and reactance XN are the impedance in the earth-return path defined
according to equation 63 and equation 64.
R 0 PE - R1PE
RN =
3
EQUATION-2125 V1 EN-US (Equation 61)
R0 - R1
RN =
3
EQUATION1256 V1 EN-US (Equation 61)
X 0 - X1
XN =
3
EQUATION1257 V1 EN-US (Equation 62)
X (ohm/loop)
R1PE+RN
RFRvPE RFFwPE
X1+XN
RFFwPE
RFRvPE R (Ohm/loop)
X1+XN
RFRvPE RFFwPE
R1PE+RN
IEC09000633-1-en.vsd
IEC09000633 V1 EN-US
Figure 149: Characteristic of FRPSPDIS for phase to earth fault (directional lines are
drawn as "line-dot-dot-line")
Besides this, the 3I0 residual current must fulfil the conditions according to equation 63 and
equation 64.
3 × I0 ³ 0.5 × IMinOpPE
EQUATION2108 V1 EN-US (Equation 63)
INReleasePE- Iphmax
3 × I0 ³ ----------------------------------- ×
100
EQUATION766 V1 EN-US (Equation 64)
where:
IMinOpPE is the minimum operation current for forward zones
INReleasePE is the setting for the minimum residual current needed to enable operation in the phase-to-
earth fault loops (in %).
Iphmax is the maximum phase current in any of three phases.
For a phase-to-phase fault, the measured impedance by FRPSPDIS is according to equation 65.
ULm - ULn
ZPHS =
-2 × ILn
EQUATION1258 V1 EN-US (Equation 65)
ULm is the leading phase voltage, ULn the lagging phase voltage and ILn the phase current in
the lagging phase n.
X (ohm/phase)
0.5·FRvPP
R1PP 0.5·RFFwPP
X1
0.5·RFFwPP
R (ohm/phase)
0.5·RFRvPP
X1
R1PP
0.5·RFRvPP 0.5·RFFwPP
IEC09000634-1-en.vsd
IEC09000634 V1 EN-US
3I 0 < IMinOpPE
EQUATION2109 V1 EN-US (Equation 66)
INBlockPP
3I 0 < × Iph max
100
EQUATION2110 V1 EN-US (Equation 67)
where:
IMinOpPE is the minimum operation current for forward earth measuring loops,
INBlockPP is 3I0 limit for blocking phase-to-phase measuring loop and
Iphmax is maximal magnitude of the phase currents.
The operation conditions for three-phase faults are the same as for phase-to-phase fault, that
is equation 65, equation 66 and equation 67 are used to release the operation of the function.
However, the reach is expanded by a factor 2/√3 (approximately 1.1547) in all directions. At the
same time the characteristic is rotated 30 degrees, counter-clockwise. The characteristic is
shown in figure 151.
X (ohm/phase)
4 × X1PP
3
0.5·RFFwPP·K3
X1·K3 30 deg 2
RFwPP ×
3
R (ohm/phase)
0.5·RFRvPP·K3
K3 = 2 / sqrt(3)
30 deg
IEC09000635-1-en.vsd
IEC09000635 V2 EN-US
Figure 151: The characteristic of FRPSPDIS for three-phase fault (set angle 70°)
Each of the six measuring loops has its own load encroachment characteristic based on the
corresponding loop impedance. The load encroachment functionality is always active, but can
be switched off by selecting a high setting.
The outline of the characteristic is presented in figure 153. As illustrated, the resistive blinders
are set individually in forward and reverse direction while the angle of the sector is the same in
all four quadrants.
RLdFw
ArgLd ArgLd
R
ArgLd ArgLd
RLdRv
IEC09000042-1-en.vsd
IEC09000042 V1 EN-US
When output signal STCNDI is selected, the operation characteristic will be as in figure 153.
The reach will in this case be limit by the minimum operation current and the distance
measuring zones.
X X
R R
STCNDZ STCNDLE
IEC10000099-1-
en.vsd
IEC10000099 V1 EN-US
When FRPSPDIS is set to operate together with a distance measuring zone the resultant
operate characteristic could look like in figure 154. The figure shows a distance measuring
zone operating in forward direction. Thus, the operating area of the zone together with the
load encroachment is highlighted in black.
"Phase selection"
"quadrilateral" zone
Load encroachment
characteristic
Directional line
en05000673.vsd
IEC05000673 V1 EN-US
X (W / phase)
Phase selection
”Quadrilateral” zone
R (W / phase)
IEC09000049-1-en.vsd
IEC09000049 V1 EN-US
Figure 155: Operating characteristic for FRPSPDIS in forward direction for three-phase
fault, ohm/phase domain
The result from rotation of the load characteristic at a fault between two phases is presented
in fig 156. Since the load characteristic is based on the same measurement as the quadrilateral
characteristic, it will rotate with the quadrilateral characteristic clockwise by 30 degrees when
subject to a pure phase-to-phase fault. At the same time the characteristic will "shrink" by
2/√3, from the full RLdFw and RLdRv reach, which is valid at load or three-phase fault.
IEC08000437.vsd
IEC08000437 V1 EN-US
Figure 156: Rotation of load characteristic for a fault between two phases
There is a gain in selectivity by using the same measurement as for the quadrilateral
characteristic since not all phase-to-phase loops will be fully affected by a fault between two
phases. It should also provide better fault resistive coverage in quadrant one. The relative loss
of fault resistive coverage in quadrant four should not be a problem even for applications on
series compensated lines.
The operation of Phase selection, quadrilateral characteristic with settable angle (FRPSPDIS) is
blocked if the magnitude of input currents falls below certain threshold values.
The phase-to-earth loop Ln is blocked if ILn<IMinOpPE, where ILn is the RMS value of the
current in phase Ln.
Figure 157 presents schematically the creation of the phase-to-phase and phase-to-earth
operating conditions. Consider only the corresponding part of measuring and logic circuits,
when only a phase-to-earth or phase-to-phase measurement is available within the IED.
OperationZ<
AND
LDEblock
& 15 ms
AND t STPE
INReleasePE
3I 0 Iphmax
100 STCNDLE
Bool to AND
BLOCK integer
15 ms
3I 0 IMinOpPE 10 ms 20 ms & t STPP
OR AND t t
IRELPP
INBlockPP
3I 0 Iphmax
100
IEC09000149-3-en.vsd
IEC09000149 V3 EN-US
Figure 158 presents schematically the composition of non-directional phase selective signals
STNDLn. Internal signals ZMLnN and ZMLmLn (m and n change between one and three
according to the phase number) represent the fulfilled operating criteria for each separate
loop measuring element, that is within the characteristic.
INDL1N
INDL2N
INDL3N
15 ms
STNDPE
IRELPE OR t
LDEblockL1N
IL1 AND 15 ms
OR STNDL1
ZML1N OR t
LDEblockL2N
IL2 AND
OR
ZML2N 15 ms
LDEblockL3N STNDL2
OR t
IL3 AND
OR
ZML3N
LDEblockL1L2 15 ms
STNDL3
IL1 & IL2 AND OR t
OR
ZML1L2
LDEblockL2L3
IL2 & IL3 AND INDL1L2
OR
ZML2L3 INDL2L3
LDEblockL3L1
IL3 & IL1 AND
OR INDL3L1
ZML3L1
IRELPP 15 ms
STNDPP
OR t
IEC00000545-4-en.vsd
IEC00000545-TIFF V4 EN-US
Composition of the directional (forward and reverse) phase selective signals is presented
schematically in figure 159 and figure 160. The directional criteria appears as a condition for
the correct phase selection in order to secure a high phase selectivity for simultaneous and
evolving faults on lines within the complex network configurations. Internal signals DFWLn and
DFWLnLm present the corresponding directional signals for measuring loops with phases Ln
and Lm. Designation FW (figure 160) represents the forward direction as well as the
designation RV (figure 159) represents the reverse direction. All directional signals are derived
within the corresponding digital signal processor.
Figure 159 presents additionally a composition of a STCNDZ output signal, which is created on
the basis of impedance measuring conditions. This signal can be configured to STCND
functional input signals of the distance protection zone and this way influence the operation
of the phase-to-phase and phase-to-earth zone measuring elements and their phase related
starting and tripping signals.
INDL1N
AND
DRVL1N
INDL1L2 15 ms STRVL1
AND OR t
DRVL1L2
INDL3L1
AND
DRVL3L1 15 ms
STRVPE
INDL2N OR t
AND
DRVL2N
INDL1L2 15 ms
STRVL2
AND OR t
INDL2L3 INDL1N
AND INDL2N
DRVL2L3
INDL3N Bool to STCNDZ
INDL3N INDL1L2 integer
AND INDL2L3
DRVL3N INDL3L1
INDL2L3 15 ms
STRVL3
AND OR t
INDL3L1
15 ms
AND STRVPP
OR t
IEC00000546_2_en.vsd
IEC00000546-TIFF V2 EN-US
AND
INDL1N
AND 15 ms 15 ms
DFWL1N STFW1PH
AND OR t t
INDL1L2
15 ms STFWL1
AND OR t
DFWL1L2
INDL3L1
AND
AND
DFWL3L1 15 ms
STFWPE
INDL2N OR t
AND
DFWL2N
AND 15 ms
INDL1L2 STFWL2
t
AND OR
15 ms 15 ms
INDL2L3 STFW2PH
AND OR t t
AND
DFWL2L3
INDL3N
AND AND
DFWL3N 15 ms
STFWL3
t
INDL2L3
AND OR
15 ms
INDL3L1 STFW3PH
AND t
AND
15 ms
STFWPP
OR t
IEC05000201_2_en.vsd
IEC05000201 V2 EN-US
TimerPP=Off
tPP
AND AND
t
TRIP
OR OR
tPE
TimerPE=Off
t
AND AND
STNDPP
STFWPP OR
STRVPP
START
OR
STNDPE
STFWPE OR
STRVPE
IEC08000441_2_en.vsd
IEC08000441-1 V2 EN-US
Z
S00346 V2 EN-US
The High speed distance protection (ZMFPDIS) is providing sub-cycle, down towards half-
cycle, operate time for basic faults within 60% of the line length and up to around SIR 5.
The ZMFPDIS function is a six zone full scheme protection with three fault loops for phase-to-
phase faults and three fault loops for phase-to-earth faults for each of the independent zones,
which makes the function suitable in applications with single-phase autoreclosing.
In each measurement zone, ZMFPDIS function is designed with the flexibility to operate in
either quadrilateral or mho characteristic mode for separate phase-to-ground or phase-to-
phase loops.
The zones can operate independently of each other. Zones 3 to 5 in directional (forward or
reverse) or non-directional mode. Zone1 and zone2 are designed to measure in forward
direction only, while one zone (ZRV) is designed to measure in the reverse direction. This
makes them suitable, together with a communication scheme, for protection of power lines
and cables in complex network configurations, such as parallel lines, multi-terminal lines, and
so on.
A built-in adaptive load compensation algorithm prevents overreaching of the distance zones
in the load exporting end during phase-to-earth faults on heavily loaded power lines. It also
reduces underreach in the importing end.
The ZMFPDIS function block itself incorporates a phase-selection element and a directional
element, contrary to previous designs in the 600-series, where these elements were
represented with separate function-blocks.
The operation of the phase-selection element is primarily based on current change criteria (i.e.
delta quantities), with significantly increased dependability. There is also a phase selection
criterion operating in parallel which bases its operation only on voltage and current phasors.
The directional element utilizes a set of well-established quantities to provide fast and correct
directional decision during various power system operating conditions, including close-in
three-phase faults, simultaneous faults and faults with only zero-sequence in-feed.
ZMFPDIS
I3P* TRIP
U3P* TRZ1
BLOCK TRL1Z1
VTSZ TRL2Z1
BLKZ1 TRL3Z1
BLKZ2 TRZ2
BLKZ3 TRL1Z2
BLKZ4 TRL2Z2
BLKZ5 TRL3Z2
BLKZRV TRZ3
BLKTRZ1 TRZ4
BLKTRZ2 TRZ5
BLKTRZ3 TRZRV
BLKTRZ4 START
BLKTRZ5 STZ1
BLKTRZRV STNDZ1
EXTNST STZ2
RELCNDZ1 STL1Z2
RELCNDZ2 STL2Z2
RELCNDZ3 STL3Z2
RELCNDZ4 STNDZ2
RELCNDZ5 STZ3
RELCNDZRV STNDZ3
STZ4
STNDZ4
STZ5
STNDZ5
STZRV
STL1ZRV
STL2ZRV
STL3ZRV
STNDZRV
STND
STNDL1
STNDL2
STNDL3
STNDPE
STFWL1
STFWL2
STFWL3
STFWPE
STRVL1
STRVL2
STRVL3
STRVP E
STFW1PH
STFW2PH
STFW3PH
STPE
STPP
IEC11000433-5-en.vsdx
IEC11000433 V5 EN-US
8.11.4 Signals
PID-7162-INPUTSIGNALS v1
PID-7162-OUTPUTSIGNALS v1
8.11.5 Settings
PID-7162-SETTINGS v1
Settings, input and output names are sometimes mentioned in the following
text without its zone suffix (i.e. BLKZx instead of BLKZ3) when the description
is equally valid for all zones.
Practically all voltage, current and impedance quantities used within the ZMFPDIS function are
derived from fundamental frequency phasors filtered by a half cycle filter.
The phasor filter is frequency adaptive in the sense that its coefficients are changed based on
the estimated power system frequency.
A half cycle filter will not be able to reject both even and odd harmonics. So, while odd
harmonics will be completely attenuated, accuracy will be affected by even harmonics. Even
harmonics will not cause the distance zones to overreach however; instead there will be a
slightly variable underreach, on average in the same order as the magnitude ratio between the
harmonic and fundamental component.
The different fault loops within the IED are of full scheme type, which means that earth fault
loop for phase-to-earth faults and phase-to-phase faults for forward and reverse faults are
executed in parallel.
Figure 163 presents an outline of the different measuring loops for the six distance zones.
IEC05000458-2-en.vsd
IEC05000458 V2 EN-US
Figure 163: The different measuring loops at phase-to-earth fault and phase-to-phase
fault
Each distance protection zone performs like one independent distance protection function
with six measuring elements.
Transients from CVTs may have a significant impact on the transient overreach of a distance
protection. At the same time these transients can be very diverse in nature from one type to
the other; in fact, more diverse than can be distinguished by the algorithm itself in the course
of a few milliseconds. So, a setting (CVTtype) is introduced in order to inform the algorithm
about the type of CVT applied and thus providing the advantage of knowing how performance
should be optimized, even during the first turbulent milliseconds of the fault period.
There are two types of CVTs from the function point of view, the passive and the active type,
which refers to the type of ferro-resonance suppression device that is employed. The active
type requires more rigorous filtering which will have a negative impact on operate times.
However, this will be evident primarily at higher source impedance ratios (SIRs), SIR 5 and
above, or close to the reach limit.
The IEC 60044-5 transient classification is of little or no use in relation to this. It is not
primarily the damping of transients that is important; it is the frequency content of the
transients that is decisive, i.e. how difficult it is to filter out the specific frequency. So, even if
two CVTs, one passive and the other active type, comply with the same transient class, the
active type requires more extensive filtering in order to avoid transient overreach.
To avoid overreach and at the same time achieve fast operate times, a supplementary circular
characteristic is implemented. A circular characteristic exists for every measuring loop and
quadrilateral/mho characteristic. There are no specific reach settings for this circular zone. It
uses the normal quadrilateral/mho zone settings to determine a reach that will be
appropriate. This implies that the circular characteristic will always have somewhat shorter
reach than the quadrilateral/mho zone.
The operation of the phase-selection element is primarily based on current change criteria (i.e.
delta quantities) with significantly increased dependability. To handle this, there is also a
phase selection criterion operating in parallel which bases its operation only on voltage and
current phasors.
This continuous criteria will, in the vast majority of cases, operate in parallel and carry on the
fault indication after the current change phase has ended. Only in some particularly difficult
faults on heavily loaded lines, the continuous criteria might not be sufficient, for example,
when the estimated fault impedance resides within the load area defined by the load
encroachment characteristic. In this case, the indication will be restricted to a pulse lasting for
one or two power system cycles.
The phase-selection element can, owing to the current change criteria, distinguish faults with
minimum influence from load and fault impedance. In other words, it is not restricted by a load
encroachment characteristic during the current change phase. This significantly improves
performance for remote phase-to-earth faults on heavily loaded lines. One exception, however,
are three-phase faults to which the load encroachment characteristic always has to be applied
in order to distinguish fault from load.
Phase-to-phase-earth faults (also called double earth faults) will practically always activate
phase-to-phase zone measurements. Measurement in two phase-to-earth loops at the same
time is associated with so-called simultaneous faults: two earth faults at the same time, one
each on the two circuits of a double line, or when the zero sequence current is relatively high
due to a source with low Z0/Z1 ratio. In these situations zone measurement will be released
both for the related phase-to-earth loops and the phase-to-phase loop simultaneously. On the
other hand, simultaneous faults closer to the remote bus will gradually take on the properties
of a phase-to-phase-earth fault and the function will eventually use phase-to-phase zone
measurements also here.
In cases where the fault current infeed is more or less completely of zero sequence nature (all
phase currents in phase), the measurement will be performed in the phase-to-earth loops only
for a phase-to-phase-earth fault.
AND
2-phase Fault
I3P detected by
Impedance/ current
2-phase fault
U3P PHSLy
based Phase AND
selection
PHSLxLy
AND
a
b
a>b
250%
OR
a
b a>b
50% AND OR
a
b
a<b
INMag
IL1Mag IN / Imax
IL2Mag
MAX
IL3Mag a ForcePE
b
a<b
INReleasePE
IEC17000230-1-en.vsdx
IEC17000230 V1 EN-US
Several criteria are employed when making the directional decision. The basis is provided by
comparing a positive sequence based polarizing voltage with phase currents. For extra
security, especially in making a very fast decision, this method is complemented with an
equivalent comparison where, instead of the phase current, the change in phase current is
used. Moreover, a basic negative sequence directional evaluation is taken into account as a
reliable reference during high load condition. Finally, a zero sequence directional evaluation is
used whenever there is more or less exclusive zero sequence in-feed.
The directional sectors that represent forward direction, one per measuring loop, are defined
by the following equations.
U PolL1
−15° < arg < 120°
I L1
IECEQUATION15059 V1 EN-US (Equation 68)
U PolL1L 2
−15° < arg < 120°
I L1L 2
IECEQUATION15060 V1 EN-US (Equation 69)
Where:
UPolL1 is the polarizing voltage for phase L1.
UPolL1L2 is the polarizing voltage difference between phase L1 and L2 (L2 lagging L1).
IL1L2 is the current difference between phase L1 and L2 (L2 lagging L1).
The corresponding reverse directional sectors range from 165 to -60 degrees.
Since the polarizing voltage is also used for the Mho distance characteristics, the magnitude
of the voltage is just as interesting as the phase. If there are symmetrical conditions and the
measured per phase positive sequence voltage magnitude is above 75% of the base voltage
before the fault, the pre-fault magnitude will be memorized and used as long as there is a
fault. The phase angle however will only be memorized (locked) for 75 ms at a time, not to lose
synchronism with the real system voltage.
Should the positive sequence voltage drop below 2% of the base voltage, it will be considered
invalid. In this situation, directional signals and starts from Mho elements will be sealed-in and
kept static as long as there is a fault.
For ZMFCPDIS, when option SeriesComp is chosen for OperationSC, the voltages of faulty
phases will be discarded in order not to affect the polarizing voltage with voltage reversal.
The ZMFPDIS function has to be blocked by an additional function like the Fuse failure
supervision (FUFSPVC) or an equivalent external device. Typically, the binary input VTSZ is
used for this purpose.
A built-in supervision feature within high-speed distance protection itself, based on phase
current change, will ensure that the FUFSPVC blocking signal is received in time. Namely, an
intentional time delay will be introduced if no current magnitude change greater than 5% of
IBase has been detected for any of the three phase currents.
There is need for external blocking of the ZMFPDIS function during power swings, either from
the Power Swing Blocking function (ZMRPSB) or an external device.
The voltage and current phasors after the half-cycle filter are used in fault loop equations.
For phase-to-phase faults (Figure 167, lower part), the calculated impedances from the relay to
the fault Z calc Rcalc j X calc follow Equation 70 (example is given for a phase L1 to phase L2
fault).
U L1 U L 2 I L1 I L 2 Z calc
IECEQUATION18003 V1 EN-US (Equation 70)
Where and represents the corresponding voltage and current phasors in the respective
phase Ln (n = 1, 2, 3).
The calculated Rcalc and Xcalc are compared with the non-directional phase-to-phase
quadrilateral characteristics defined by the reactance reaches (X1PPZ1 or X1Zx, where x = 2 to 5
or RV), resistance reaches (R1PPZ1 or R1Zx, where x = 2 to 5 or RV) for the zones, as well as the
fault resistance reach setting for phase-to-phase loops (RFPPZx, where x = 1 to 5 or RV) as
shown in Figure 165. If is inside the non- directional phase-to-phase characteristic and the
phase selection algorithm enables this loop, the STNDZx output is set to TRUE.
For phase-to-earth faults (Figure 167, upper part), the earth return compensation applies
according to Equation 71 (example for a phase L1 to earth fault).
U L1 I L1 K N 3I 0 p Z1 I F RF
IECEQUATION18007 V1 EN-US (Equation 71)
Where,
p is the fault location and RF is the calculated fault resistance. p and RF are unknown and
needs to be solved.
Z 0 Z1
KN
3 Z1
Z 0 R 0 Zx j X 0 Zx
Z1 R1Zx j X 1Zx
IECEQUATION18010 V1 EN-US
Where,
is the positive sequence reactance reach of the line in Ω/phase for phase-to-earth fault
for zone x (x = 1 to 5, or RV).
is the positive sequence resistive reach of the line in Ω/phase for phase-to-earth fault for
zone x (x = 1 to 5, or RV).
is the zero sequence reactance reach of the line in Ω/phase for zone x (x = 1 to 5, or RV).
is the zero sequence resistive reach of the line in Ω/phase for zone x (x = 1 to 5, or RV).
Table 190: Settings of positive and zero sequence impedances for different zones
Zones Pos. Seq. X Pos. Seq. R Zero. Seq. X Zero. Seq. R
Zone 1 X1PEZ1 R1PEZ1 X0Z1 R0Z1
Zone 2 X1Z2 R1Z2 X0Z2 R0Z2
Zone 3 X1Z3 R1Z3 X0Z3 R0Z3
Zone 4 X1Z4 R1Z4 X0Z4 R0Z4
Zone 5 X1Z5 R1Z5 X0Z5 R0Z5
Zone RV X1ZRV R1ZRV X0ZRV R0ZRV
is the fault current. It is chosen among phase, zero or negative sequence currents
automatically by the built-in adaptive load compensation algorithm.
The calculated impedances from the relay to the fault Z calc Rcalc j X calc can be represented
as:
X calc p X 1Zx
IECEQUATION18017 V1 EN-US
Rcalc p R1Zx RF
IECEQUATION18018 V1 EN-US
The calculated Rcalc and Xcalc are compared with the non-directional phase-to-earth
quadrilateral characteristics defined by the reactance reaches (X1PEZ1 or X1Zx, where x = 2 to 5
or RV), resistance reaches (R1PEZ1 or R1Zx, where x = 2 to 5 or RV) for the zones, as well as the
fault resistance reach setting for the phase-earth loops (RFPEZx, where x = 1 to 5 or RV) as
shown in Figure 166. If is inside the non-directional phase-to-earth characteristic and the
phase selection algorithm enables this loop, the STNDZx output is set to TRUE.
Zone 1 has individual positive sequence impedance settings for phase-to-phase and phase-to-
earth (X1PPZ1, R1PPZ1 and X1PEZ1, R1PEZ1). For the other zones, the positive sequence
impedance reach is common for phase-to-phase and phase-to-earth (X1Zx, R1Zx).
X (Ohm/phase)
X1Zx
R (Ohm/phase)
RFPPZx RFPPZx
2 2
X1Zx
X (Ohm/loop)
R1Zx+RNZx
RFPEZx RFPEZx
X0Zx-X1Zx
XNZx=
3
X1Zx+XNZx R0Zx-R1Zx
RNZx=
3
φN φN
R (Ohm/loop)
RFPEZx RFPEZx
X1Zx+XNZx
RFPEZx RFPEZx
R1Zx+RNZx IEC11000415-2-en.vsdx
IEC11000415 V2 EN-US
The faulty loop in relation to the fault type can be presented as in figure 167. The main
intention with this illustration is to make clear how the fault resistive reach should be
interpreted and set. Note in particular that the setting RFPPZx always represents the total
fault resistance of the loop, regardless the fact that the fault resistance (arc) may be divided
into parts like for three-phase or phase-to-phase faults. The R1Zx + jX1Zx represent the
positive sequence impedance from the measuring point to the fault location.
Phase-to-earth
RFPEZx
fault in phase L1
(Arc + tower
resistance)
0
IN (R0Zx-R1Zx)/3 +
j (X0Zx-X1Zx)/3 )
The estimated impedance needs to be inside both characteristics for the zone to start or trip.
(The non-directional start STND is an exception however. It is only dependent on the
quadrilateral characteristic.)
In the following figure, the zone with the shorter reactive reach follows the directional line
(R∙tan(15⁰)) only up to X1PP, where the quadrilateral characteristic will start to limit the reach.
X (ohm)
X1PP’
X1PP
15° R (ohm)
-X1PP RFPP/2
R· tan15°
-X1PP’
IEC19000141-1-en-us.vsdx
IEC19000141 V1 EN-US
Zones 3 to 5 can be selected to be either forward or reverse with positive sequence polarized
mho characteristic; alternatively self polarized offset mho characteristics. The operating
characteristic is in accordance to figure 169 where zone 5 is selected offset mho.
X
X
Z4
Z3
ZS=0
Z2
Z1 R
Z5 R
ZS=Z1
ZRV
ZS=2Z1
IEC15000056-1-en.vsdx
IEC15000056 V1 EN-US
Figure 169: Mho, offset mho characteristics and the source impedance influence on the
mho characteristic
The mho characteristic has a dynamic expansion due to the source impedance. Instead of
crossing the origin, as for the mho to the left of figure 169, which is only valid where the source
impedance (Zs) is zero, the crossing point is moved to the coordinates of the negative source
impedance given an expansion of the circle shown to the right of figure 169. Z1 denotes the
complex positive sequence impedance.
The magnitude of the polarizing voltage is determined completely by the positive sequence
voltage magnitude from before the fault. This will give a somewhat less dynamic expansion of
the mho circle during faults. However, if the source impedance is high, the dynamic expansion
of the mho circle might lower the security of the function too much with high loading and mild
power swing conditions.
ZMFPDIS fixes zone 1 and 2 in Forward mode and zone RV in Reverse mode. Zone 3-5 can be set
to Non-directional, Forward or Reverse by setting the parameter DirModeZx (where x is 3-5
depending on selected zone).
X X X
(a) Rset (b) (c) Rset
Xset Xset
R R R
Xset
(a)-(f)
Rset For phase-to-phase fault
Rset R1Zx
Forward Reverse Non-directional
Xset X 1Zx
Mho Characteristics For phase-to-earth fault
Rset R1Zx RNZx
Xset X 1Zx XNZx
(d) X
(e) X (f) X X 0 Zx X 1Zx
XNZx
3
R 0 Zx R1Zx
RNZx
Rset 3
Rset Rset
R R R
IEC15000055 V2 EN-US
The ZMFPDIS function has only one set of reach setting so the reverse will be the same as for
the forward reach, meaning that the non-directional offset mho characteristic will always be
centered around the origin. In detail, for Zone 1, the resistive and reactance reaches for phase-
to-earth fault and phase-to-phase fault are set individually using the settings R1PPZ1, X1PPZ1,
R1PEZ1, X1PEZ1, X0Z1 and R0Z1. In Zone 2-5 and Zone RV, the same zone reach settings are
used for phase-to-earth fault and phase-to-phase (R1Zx, X1Zx, X0Zx and R0Zx, x=2-5 or RV).
(
β = arg U L1L 2 − I L1L 2 ⋅ Z 1set − arg U pol ) ( )
IECEQUATION15027 V1 EN-US (Equation 72)
where
is the positive sequence impedance setting for phase-to-phase fault in zone direction
Z 1set
For Zone 1,
where
R1PPZ1 is the positive sequence resistive reach for phase-to-phase fault for zone 1
X1PPZ1 is the positive sequence reactance reach for phase-to-phase fault for zone 1
where
R1Zx is the positive sequence resistive reach for zone x (x=2-5 and RV)
X1Zx is the positive sequence reactance reach for zone x (x=2-5 and RV)
is the polarizing voltage
Upol
IL1L2 jX
I L1L 2 Z1set
UcompUL1L2 IL1L2 Z1set
UL1L2
U pol
I L1L 2 R
IEC15000060-1-en.vsdx
IEC15000060 V1 EN-US
Figure 171: Simplified mho characteristic and vector diagram for phase L1-to-L2 fault
Offset Mho GUID-3E13E6D5-0832-4386-9677-9A40BFF42F8F v2
The characteristic for offset mho is a circle with origin as the center and magnitude of Z 1set
as the radius, where Z 1set is settable through the resistance and reactance settings.
The condition for operation at phase-to-phase fault is that the angle β between the two
compensated voltages is greater than or equal to 90° (figure 172). The angle will be 90° for
fault location on the boundary of the circle.
U
L1L 2 I L1L 2 Z 1set
arg
U L1L 2 I L1L 2 Z1set
IECEQUATION15008 V2 EN-US (Equation 75)
I L1L 2 jX
I L1L 2 Z1set
U L1L 2
I L1L 2 R
I L1L 2 Z1set
IEC15000058-2-en.vsdx
IEC15000058 V2 EN-US
Figure 172: Simplified offset mho characteristic and voltage vector for phase L1 to L2
fault
Operation occurs if 90°≤β≤270 °.
Compensation for earth return path for faults involving earth is done by setting the positive
and zero sequence impedance of the line. It is known that the ground compensation factor KN
is,
Z 0set − Z 1set
KN =
3 ⋅ Z 1set
IECEQUATION15017 V1 EN-US
Z 0set = R 0Zx + j ⋅ X 0 Zx
IECEQUATION15018 V1 EN-US
For Zone 1,
Z 1set = R1PEZ 1 + j ⋅ X 1PEZ 1
IECEQUATION15019 V1 EN-US
where
is the complex zero sequence impedance of the line in Ω/phase
Z 0set
is the complex positive sequence impedance of the line in Ω/
Z 1set phase
R1PEZ1 is the positive sequence resistive reach of the line in Ω/phase
for phase-to-earth fault for zone 1
X1PEZ1 is the positive sequence reactance reach of the line in Ω/phase
for phase-to-earth fault for zone 1
R0Zx is the zero sequence resistive reach of the line in Ω/phase for
zone x (x=2-5, or RV)
X0Zx is the zero sequence reactance reach of the line in Ω/phase for
zone x (x=2-5, or RV)
For an earth fault in phase L1, the angle β between the compensation voltage and the
where
is the phase voltage in faulty phase L1
UL1
is the phase current in faulty phase L1
IL1
3I0 is the zero-sequence current in faulty phase L1
IL1•jX
U L1
I L1 Z1set
U pol
IL1•R
IEC15000059-1-en.vsdx
IEC15000059 V1 EN-US
Figure 173: Simplified offset mho characteristic and vector diagram for phase L1-to-earth
fault
Operation occurs if 90°≤β≤270°.
arg U L1 ( I L1 3I 0 K N ) Z1set arg U L1 ( I L1 3I 0 K N ) Z1set
IL1• jX
U comp1 U L1 ( I L1 3I 0 K N ) Z1set
( I L1 3I 0 K N ) Z1set
U L1
IL1• R
( I L1 3I 0 K N ) Z1set
IEC15000057-2-en.vsdx
IEC15000057 V2 EN-US
Figure 174: Simplified offset mho characteristic and voltage vector for phase L1-to-earth
fault
Operation occurs if 90 °≤β≤270 °.
In some cases the measured load impedance might enter the set zone characteristic without
any fault on the protected line. This phenomenon is called load encroachment and it might
occur when an external fault is cleared and high emergency load is transferred onto the
protected line. The effect of load encroachment is illustrated on the left in figure 175. A load
impedance within the characteristic would cause an unwanted trip. The traditional way of
avoiding this situation is to set the distance zone resistive reach with a security margin to the
minimum load impedance. The drawback with this approach is that the sensitivity of the
protection to detect resistive faults is reduced.
The IED has a built in feature which shapes the characteristic according to the characteristic
shown in figure 175. The load encroachment algorithm will increase the possibility to detect
high fault resistances, especially for phase-to-earth faults at the remote line end. For example,
for a given setting of the load angle ArgLd, the resistive blinder for the zone measurement can
be set according to figure 175 affording higher fault resistance coverage without risk for
unwanted operation due to load encroachment. Separate resistive blinder settings are
available in forward and reverse direction.
The use of the load encroachment feature is essential for long heavily loaded lines, where there
might be a conflict between the necessary emergency load transfer and necessary sensitivity
of the distance protection. The function can also preferably be used on heavy loaded, medium
long lines. For short lines, the major concern is to get sufficient fault resistance coverage. Load
encroachment is not a major problem. .
Z1
ArgLd
[1]
RLdRv RLdFw
IEC09000248-3-en.vsdx
IEC09000248 V3 EN-US
PHSL1, PHSL2,...PHSL3L1 are internal binary logical signals from the Phase-selection element.
They correspond directly to the six loops of the distance zones and determine which loops
should be released to operate.
FWL1, FWL2,...FWL3L1 and RVL1, RVL2,...RVL3L1 are the internal binary signals from the
Directional element. An FW signal is activated if the criteria for a forward fault or load is
fulfilled for its particular loop. The equivalent applies to the reverse (RV) signals.
The internal input 'IN present' is activated if the residual current (3I0) exceeds 10% of the
maximum phase current magnitude and at the same time is above 5% of IBase. However, if
current transformer saturation is detected, this criterion is changed to residual voltage (3U0)
exceeding 5% of UBase/sqrt(3) instead.
[1] RLdRv=RLdRvFactor*RLdFw
DirModeZ3-5
TRUE (1)
FW(Ln & LmLn) Forward
RV(Ln & LmLn) Reverse
IEC12000137-2-en.vsd
IEC12000137 V3 EN-US
ZML1Zx PEZx
OR
PHSL1
AND
DIRL1Zx AND
ZML2Zx
PHSL2
AND
DIRL2Zx AND
ZML3Zx L1Zx
OR
PHSL3
AND
DIRL3Zx AND
ZML1L2Zx L2Zx
PHSL1L2 OR
AND
DIRL1L2Zx AND
ZML2L3Zx
PHSL2L3 L3Zx
AND OR
DIRL2L3Zx AND
ZML3L1Zx
PHSL3L1
AND
DIRL3L1Zx AND
L1N
PPZx
L2N OR
L3N
RELCNDZx Integer L1L2
to Bool
L2L3
NDZx
L1L3 OR
IEC12000140-2-en.vsdx
IEC12000140 V2 EN-US
TimerModeZx =
Enable PhPh or
Ph-E PhPh
PPZx AND tPPZx
OR AND
AND t
PEZx
AND tPEZx OR
OR
AND t
AND
BLOCK
VTSZ
BLKZx OR
BLKTRZx
OR TimerLinksZx
LoopLink (tPP-tPE)
ZoneLinkStart LoopLink & ZoneLink
OR
Phase Selection No Links
1st starting zone
External start FALSE (0)
LNKZ2
LNKZx
AND
OR
TimerLinksZx =
LNKZ4 LoopLink & ZoneLink
LNKZ5
EXTNST
IEC12000139-4-en.vsdx
IEC12000139 V4 EN-US
15 ms
TZx
t TRIPZx
AND
TRL1Zx
OR AND
BLOCK
VTSZ TRL2Zx
OR AND
BLKZx
TRL3Zx
AND
15 ms
L1Zx
t STL1Zx
AND
15 ms
L2Zx
t STL2Zx
AND
15 ms
t STL3Zx
AND
PPZx 15 ms
PEZx OR t STARTZx
AND
15 ms
NDZx
t STNDZx
AND
IEC12000138-2-en.vsd
IEC12000138 V2 EN-US
15 ms
OR t STPE
AND
15 ms
OR t
AND
15 ms
OR t STNDL2
PHSL1L2 AND
15 ms
OR t STNDL3
AND
15 ms
OR t STPP
AND
BLOCK STARTND
OR
VTSZ OR
STPHS
STNDPE
AND
IEC12000133-3-en.vsdx
IEC12000133 V3 EN-US
PHSL1
FWL1 AND
15 ms
FWL2 AND OR t
AND
FWL3 AND 15 ms
PHSL1L2 OR t STFWL2
AND
FWL1L2 AND
PHSL2L3 15 ms
FWL2L3 AND OR t STFWL3
AND
FWL3L1 AND
OR
STFWPE
IN present AND
STFW1PH
=1
BLOCK
VTSZ OR
STFW2PH
=2
STFW3PH
=3
IEC12000134-2-en.vsd
IEC12000134 V2 EN-US
PHSL1
RVL1 AND
15 ms
RVL2 AND OR t
AND
RVL3 AND 15 ms
PHSL1L2 OR t STRVL2
AND
RVL1L2 AND
PHSL2L3 15 ms
RVL2L3 AND OR t STRVL3
AND
RVL3L1 AND
OR
STRVPE
IN present AND
BLOCK
VTSZ OR
IEC12000141-2-en.vsdx
IEC12000141 V2 EN-US
8.11.7.10 Measurement
The information on measured quantities is available for the user at different locations:
GUID-8568A19F-0100-4A1A-B3C3-444FD7D6F00B v1
• Overfunction, when the measured quantity exceeds the High limit (XHiLim) or High-high
limit (XHiHiLim) pre-set values
• Underfunction, when the measured quantity decreases under the Low limit (XLowLim) or
Low-low limit (XLowLowLim) pre-set values.
X_RANGE = 3
High-high limit
X_RANGE= 1 Hysteresis
High limit
X_RANGE=0
X_RANGE=0 t
Low limit
X_RANGE=2
Low-low limit
X_RANGE=4
IEC05000657-3-en.vsdx
IEC05000657 V3 EN-US
The logical value of the functional output signals changes according to figure 183.
The user can set the hysteresis (XLimHyst), which determines the difference between the
operating and reset value at each operating point, in wide range for each measuring channel
separately. The hysteresis is common for all operating values within one channel.
In addition to the normal cyclic reporting the IED also report spontaneously when measured
value passes any of the defined threshold limits.
Y
Value Reported Value Reported
Value Reported Value Reported
(1st)
Y3 Value Reported
Y2 Y4
Y1 Y5
t
Value 1
Value 2
Value 3
Value 4
Value 5
(*)Set value for t: XDbRepInt IEC05000500-2-en.vsdx
IEC05000500 V2 EN-US
Value Reported
Y
IEC99000529-2-en.vsdx
IEC99000529 V2 EN-US
The last value reported, Y1 in figure 186 serves as a basic value for further measurement. A
difference is calculated between the last reported and the newly measured value and is
multiplied by the time increment (discrete integral). The absolute values of these integral
values are added until the pre-set value is exceeded. This occurs with the value Y2 that is
reported and set as a new base for the following measurements (as well as for the values Y3,
Y4 and Y5).
The integral dead-band supervision is particularly suitable for monitoring signals with small
variations that can last for relatively long periods.
Y A1 >=
A >= pre-set value
A2 >=
pre-set value pre-set value
Y3 A3 + A4 + A5 + A6 + A7 >=
pre-set value
Y2 A1 A2
A4 A6
Value Reported Y4 A3 A5 A7
Value
(1st) Value
A Reported Y5
Reported Value
Reported Value
Y1 Reported
t
IEC99000530-2-en.vsdx
IEC99000530 V2 EN-US
Phase-to-earth impedance measurement is calculated based on UL1/ IL1 , UL2 / IL2 , UL3 / IL3
When the operating current is too low, the impedance measurement can be erroneous. To
avoid such error, minimum operating current will be checked. For phase-earth currents or
phase-phase currents lower than 2% of IBase, the resistance and reactance of the impedance
are forced to 99 999 ohm, corresponding to a magnitude at 141419 (99 999*√2) ohm and an
angle at 45 degree.
High speed distance protection (ZMFCPDIS) provides sub-cycle, down towards half-cycle,
operate time for basic faults within 60% of the line length and up to around SIR 5. At the same
time, it is specifically designed for extra care during difficult conditions in high voltage
transmission networks, like faults on long heavily loaded lines and faults generating heavily
distorted signals. These faults are handled with utmost security and dependability, although
sometimes with reduced operating speed.
High speed distance protection ZMFCPDIS is fundamentally the same function as ZMFPDIS but
provides more flexibility in zone settings to suit more complex applications, such as series
compensated lines. In operation for series compensated networks, the parameters of the
directional function are altered to handle voltage reversal.
The ZMFCPDIS function is a six-zone full scheme protection with three fault loops for phase-
to-phase faults and three fault loops for phase-to-earth faults for each of the independent
zones, which makes the function suitable in applications with single-phase autoreclosing.
In each measurement zone, ZMFCPDIS function is designed with the flexibility to operate in
either quadrilateral or mho characteristic mode for separate phase-to-ground or phase-to-
phase loops.
The zones can operate independently of each other. Zones 3 to 5 in directional (forward or
reverse) or non-directional mode. Zone1 and zone2 are designed to measure in forward
direction only, while one zone (ZRV) is designed to measure in the reverse direction. This
makes them suitable, together with a communication scheme, for protection of power lines
and cables in complex network configurations, such as parallel lines, multi-terminal lines, and
so on.
A new built-in adaptive load compensation algorithm prevents overreaching of the distance
zones in the load exporting end during phase-to-earth faults on heavily loaded power lines. It
also reduces underreach in the importing end.
The operation of the phase-selection element is primarily based on current change criteria,
with significant increased dependability. There is also a part operating with continuous
criteria that operates in parallel.
The directional element utilizes a set of well-established quantities to provide fast and correct
directional evaluation during various conditions, including close-in three-phase faults,
simultaneous faults and faults with only zero-sequence in-feed.
The ZMFCPDIS function has another transient components based directional element with
phase segregated outputs STTDFwLx and STTDRVLx (where, x = 1-3), which are intended for
permissive overreaching transfer trip (POTT) scheme. It provides directionality with high
speed, dependability and security, which is also suitable for extra high voltage and series
compensated lines where the fundamental frequency signals are distorted.
ZMFCPDIS
I3P* TRIP
U3P* TRZ1
BLOCK TRL1Z1
VTSZ TRL2Z1
BLKZ1 TRL3Z1
BLKZ2 TRZ2
BLKZ3 TRL1Z2
BLKZ4 TRL2Z2
BLKZ5 TRL3Z2
BLKZRV TRZ3
BLKTRZ1 TRZ4
BLKTRZ2 TRZ5
BLKTRZ3 TRZRV
BLKTRZ4 START
BLKTRZ5 STZ1
BLKTRZRV STNDZ1
BLKTD STZ2
EXTNST STL1Z2
RELCNDZ1 STL2Z2
RELCNDZ2 STL3Z2
RELCNDZ3 STNDZ2
RELCNDZ4 STZ3
RELCNDZ5 STNDZ3
RELCNDZRV STZ4
STNDZ4
STZ5
STNDZ5
STZRV
STL1ZRV
STL2ZRV
STL3ZRV
STNDZRV
STND
STNDL1
STNDL2
STNDL3
STNDPE
STFWL1
STFWL2
STFWL3
STFWPE
STRVL1
STRVL2
STRVL3
STRVPE
STFW1PH
STFW2PH
STFW3PH
STPE
STPP
STTDFWL1
STTDFWL2
STTDFWL3
STTDRVL1
STTDRVL2
STTDRVL3
IEC11000422-5-en.vsdx
IEC11000422 V5 EN-US
8.12.4 Signals
PID-7163-INPUTSIGNALS v1
PID-7163-OUTPUTSIGNALS v1
8.12.5 Settings
PID-7163-SETTINGS v1
Settings, input and output names are sometimes mentioned in the following
text without its zone suffix (i.e. BLKZx instead of BLKZ3) when the description
is equally valid for all zones.
Practically all voltage, current and impedance quantities used within the ZMFCPDIS function
are derived from fundamental frequency phasors filtered by a half-cycle filter.
The phasor filter is frequency adaptive in the sense that its coefficients are changed based on
the estimated power system frequency.
A half-cycle filter will not be able to reject both even and odd harmonics. While odd harmonics
will be completely attenuated, accuracy will be affected by even harmonics. Even harmonics
will not cause the distance zones to overreach; instead there will be a slightly variable
underreach, on average in the same order as the magnitude ratio between the harmonic and
the fundamental component.
The different fault loops within the IED are of full scheme type, which means that earth fault
loop for phase-to-earth faults and phase-to-phase faults for forward and reverse faults are
executed in parallel.
Figure 188 presents an outline of the different measuring loops for the six distance zones.
IEC05000458-2-en.vsd
IEC05000458 V2 EN-US
Figure 188: The different measuring loops at phase-to-earth fault and phase-to-phase
fault
Transients from CVTs may have a significant impact on the transient overreach of a distance
protection. At the same time these transients can be very diverse in nature from one type to
the other; in fact, more diverse than can be distinguished by the algorithm itself in the course
of a few milliseconds. So, a setting is introduced in order to inform the algorithm about the
type of CVT applied and thus providing the advantage of knowing how performance should be
optimized, even during the first turbulent milliseconds of the fault period.
There are two types of CVTs from the function point of view, the passive and the active type,
which refers to the type of ferro-resonance suppression device that is employed. The active
type requires more rigorous filtering which will have a negative impact on operate times.
However, this will be evident primarily at higher source impedance ratios (SIRs), SIR 5 and
above, or close to the reach limit.
The IEC 60044-5 transient classification is of little or no use in relation to this. It is not
primarily the damping of transients that is important; it is the frequency content of the
transients that is decisive, i.e. how difficult it is to filter out the specific frequency. So, even if
two CVTs, one passive and the other active type, comply with the same transient class, the
active type requires more extensive filtering in order to avoid transient overreach.
To avoid overreach and at the same time achieve fast operate times, a supplementary circular
characteristic that includes some alternative processing is implemented. One such circular
characteristic exists for every measuring loop and quadrilateral/mho characteristic. There are
no specific reach settings for this circular zone. It uses the normal quadrilateral/mho zone
settings to determine a reach that will be appropriate. This implies that the circular
characteristic will always have somewhat shorter reach than the quadrilateral/mho zone.
The operation of the phase-selection element is primarily based on current change criteria.
The current change criteria itself can however only be relied on for a short period following the
fault inception (during what we will call the current change phase). Subsequent switching in
the network may render the change in current invalid. To handle this, the phase-selection
element also operates on continuous criteria.
The phase-selection element can, owing to the current change criteria, distinguish faults with
minimum influence from load and fault impedance. In other words, it is not restricted by a load
encroachment characteristic during the current change phase. This significantly improves
performance for remote phase-to-earth faults on heavily loaded lines. One exception, however,
is three-phase faults, for which the load encroachment characteristic always has to be applied,
in order to distinguish fault from load.
The continuous criteria will in the vast majority of cases operate in parallel and carry on the
fault indication after the current change phase has ended. Only in some particularly difficult
faults on heavily loaded lines the continuous criteria might not be sufficient, for example,
when the estimated fault impedance resides within the load area defined by the load
encroachment characteristic. In this case, the indication will be restricted to a pulse lasting for
one or two power system cycles.
Phase-to-phase-earth faults (also called double earth faults) will practically always activate
phase-to-phase zone measurements.Measurement in two phase-to-earth loops at the same
time is associated with so-called simultaneous faults: two earth faults at the same time, one
each on the two circuits of a double line, or when the zero sequence current is relatively high
due to a source with low Z0/Z1 ratio.In these situations zone measurement will be released
both for the related phase-to-earth loops and the phase-to-phase loop simultaneously. On the
other hand, simultaneous faults closer to the remote bus will gradually take on the properties
of a phase-to-phase-earth fault and the function will eventually use phase-to-phase zone
measurements also here.
In cases where the fault current infeed is more or less completely lack of zero sequence nature
(all phase currents in phase), the measurement will be performed in the phase-to-earth loops
only for a phase-to-phase-earth fault.
Several criteria are employed when making the directional decision. The basis is provided by
comparing a positive sequence based polarizing voltage with phase currents. For extra
security, especially in making a very fast decision, this method is complemented with an
equivalent comparison where, instead of the phase current, the change in phase current is
used. Moreover, a basic negative sequence directional evaluation is taken into account as a
reliable reference during high load condition. Finally, a zero sequence directional evaluation is
used whenever there is more or less exclusive zero sequence in-feed.
The directional sectors that represent forward direction, one per measuring loop, are defined
by the following equations.
U PolL1
−15° < arg < 120°
I L1
IECEQUATION15059 V1 EN-US (Equation 79)
U PolL1L 2
−15° < arg < 120°
I L1L 2
IECEQUATION15060 V1 EN-US (Equation 80)
Where:
UPolL1 is the polarizing voltage for phase L1.
UPolL1L2 is the polarizing voltage difference between phase L1 and L2 (L2 lagging L1).
IL1L2 is the current difference between phase L1 and L2 (L2 lagging L1).
The corresponding reverse directional sectors range from 165 to -60 degrees.
Since the polarizing voltage is also used for the Mho distance characteristics, the magnitude
of the voltage is just as interesting as the phase. If there are symmetrical conditions and the
measured per phase positive sequence voltage magnitude is above 75% of the base voltage
before the fault, the pre-fault magnitude will be memorized and used as long as there is a
fault. The phase angle however will only be memorized (locked) for 75 ms at a time, not to lose
synchronism with the real system voltage.
Should the positive sequence voltage drop below 2% of the base voltage, it will be considered
invalid. In this situation, directional signals and starts from Mho elements will be sealed-in and
kept static as long as there is a fault.
For ZMFCPDIS, when option SeriesComp is chosen for OperationSC, the voltages of faulty
phases will be discarded in order not to affect the polarizing voltage with voltage reversal.
The ZMFCPDIS function has another directional element with phase segregated outputs
STTDFwLx and STTDRVLx (where, x=1-3), which are intended for the permissive overreaching
transfer trip (POTT) scheme. It provides directionality with high speed, dependability and
security. It is also suitable for extra high voltage and series compensated lines where the
fundamental frequency signals are distorted. The transient directional element is based on the
changes in voltage and current signals due to a fault. The changes can be calculated by
subtracting the pre-fault voltage and current from the measured quantiles due to a fault as
shown below:
u t u t u p t
i t i t i p t
IECEQUATION18056 V1 EN-US (Equation 81)
Where,
∆u(t) and ∆i(t) are the changes in voltage and current due to the fault.
u(t) and i(t) are the measured voltage and current during the fault.
up(t) and ip(t) are the pre-fault voltage and pre-fault current.
When the power network is under stable operation, ∆u(t) and ∆i(t) are negligible. When a fault
occurs, ∆u(t) and ∆i(t) become visible due to the changes in electrical state of the power
network. According to the superposition principle, after a forward fault, ∆u(t) and ∆i(t) are
opposite in sign. While after a reverse fault, ∆u(t) and ∆i(t) are of equal sign.
By inserting a proper replica impedance ZR into the measurement path, a replica delta voltage
ΔuR(t), which is approximately proportional to ∆i(t), is obtained by ΔuR(t) = Δi(t)*ZR. The replica
impedance is optimized in the design to make the relay characteristic angle at 60 degree.
Δu(t)*ΔuR(t) is negative for a forward fault, and positive for a reverse fault.
The operating quantity can be obtained using a simple waveform integration function:
N
2
F t u t u t dt
0
R
Where, Th– and Th+ are the thresholds for negative and positive polarities of F(t).
To enable good security, the reverse detector is more sensitive compared to the forward one
by a much lower magnitude of Th+ than Th–.
Due to the transient nature, directionality decisions are required to be made after a short
duration when the phase-selection element has detected a fault. Once the decision is made, it
issues directional indications with pulses of duration at about 3-4 cycles.
The transient element has a good sensitivity for the initial fault. In certain cases, for example, a
fault with extremely high fault resistance, where Δu(t) or Δi(t) are very low and the transient
directional element is not active, the fundamental frequency component based directional
elements (see Section Directional criteria) will be available after a certain delay.
The ZMFCPDIS function has to be blocked by an additional function like the Fuse failure
supervision (FUFSPVC) or an equivalent external device. Typically, the binary input VTSZ is
used for this purpose.
However, to guarantee that also very fast operation is blocked in a fuse failure situation, there
is a built-in supervision based on change in current that will delay operation before the
FUFSPVC blocking signal is received. The delay will be introduced if no (vector) magnitude
change greater than 5% of IBase has been detected in any of the phase currents.
There is need for external blocking of the ZMFCPDIS function during power swings, either from
the Power Swing Blocking function (ZMRPSB) or an external device.
The voltage and current phasors after the half-cycle filter are used in fault loop equations.
For phase-to-phase faults (Figure 191, lower part), the calculated impedances from the relay to
the fault Z calc Rcalc j X calc follow Equation 83 (example is given for a phase L1 to phase L2
fault).
U L1 U L 2 I L1 I L 2 Z calc
IECEQUATION18003 V1 EN-US (Equation 83)
Where and represents the corresponding voltage and current phasors in the respective
phase Ln (n = 1, 2, 3).
The calculated Rcalc and Xcalc are compared with the non-directional phase-to-phase
quadrilateral characteristics defined by the reactance reaches (X1FwPPZx and X1RvPPZx,
where x = 1 to 5 or RV), resistance reaches (R1FwPPZx, where x = 1 to 5 or RV) for the zones, as
well as the fault resistance reach setting for phase-to-phase loops ((RFPPZx, where x = 1, 2 or
RV), (RFFwPPZx and RFRvPPZx, where x = 3 to 5 or RV)), as shown in Figure 190. If is inside
the non-directional phase-to-phase characteristic, the STNDZx output is set to TRUE.
For phase-to-earth faults (Figure 191, upper part), the earth return compensation applies
according to Equation 84 (example for a phase L1 to earth fault).
U L1 I L1 K N 3I 0 p Z1 I F RF
IECEQUATION18007 V1 EN-US (Equation 84)
Where,
p is the fault location and RF is the calculated fault resistance. p and RF are unknown and
needs to be solved.
Z 0 Z1
KN
3 Z1
Z 0 R0 FwPEZx j X 0 FwPEZx
Z1 R1FwPEZx j X 1FwPEZx
IECEQUATION18020 V1 EN-US
Where,
R1FwPEZx is the positive sequence resistive reach of the line in Ω/phase for phase-to-earth
fault in zone direction for zone x (x = 1 to 5 or RV).
X1FwPEZx is the positive sequence reactance reach of the line in Ω/phase for phase-to-earth
fault in zone direction for zone x (x = 1 to 5 or RV).
R0FwPEZx is the zero sequence resistive reach of the line in Ω/phase for phase-to-earth fault
in zone direction for zone x (x = 1 to 5 or RV).
X0FwPEZx is the zero sequence reactance reach of the line in Ω/phase for phase-to-earth fault
in zone direction for zone x (x = 1 to 5 or RV).
is the fault current. It is chosen among phase, zero or negative sequence currents
automatically by the built-in adaptive load compensation algorithm.
The calculated impedances from the relay to the fault Z calc Rcalc j X calc can be represented
as:
X calc p X 1FwPEZx
Rcalc p R1FwPEZx RF
IECEQUATION18021 V1 EN-US
The calculated Rcalc and Xcalc are compared with the non-directional phase-to-earth
quadrilateral characteristics defined by the reactance reaches (X1FwPEZx or X1RvPEZx, where
x = 1 to 5 or RV), resistance reaches (R1RwPEZx, where x = 1 to 5 or RV) for the zones, as well as
the fault resistance reach setting for phase-to-earth loops ((RFPEZx, where x = 1, 2 or RV),
(RFFwPEZx and RFRvPEZx, where x = 3 to 5)), as shown in Figure 189. If is inside the non-
directional phase-to-earth characteristic, the STNDZx output is set to TRUE.
X (Ohm/loop)
X0FwPEZx , X1FwPEZx
XNFwZx <
R1FwPEZx+RNFwZx 3
X1RvPEZx
XNRvZx < XNFwZx √
RFRvPEZx RFFwPEZx X1FwPEZx
R0FwPEZx , R1FwPEZx
RNFwZx <
3
X1RvPEZx
RNRvZx < RNFwZx √
X1FwPEZx
X1RvPEZx
X1FwPEZx+XNFwZx R1RvPEZx < R1FwPEZx √
X1FwPEZx
ιN ιN
R (Ohm/loop)
1) 1)
RFRvPEZx RFFwPEZx
X1RvPEZx+XNRvZx
ιN
RFRvPEZx RFFwPEZx
R1FwPPZx
X (Ohm/phase)
RFRvPPZx RFFwPPZx
2 2
X1FwPPZx
ιN
R (Ohm/phase)
1) 1)
RFRvPPZx RFFwPPZx
2 2
X1RvPPZx
ιN
RFRvPPZx RFFwPPZx
2 2
X1RvPPZx IEC11000418-3-en.vsd
R1FwPPZx √
X1FwPPZx
Figure 190: ZMFCPDIS Characteristic for the phase-to-phase measuring loops, ohm/
phase domain
Note that for ZMFCPDIS, the reverse zone ZRV, as well as any of zones 3-5, that
are set to DirMode=Reverse will get their operating impedances inverted
(rotated 180 degrees) internally in order to make use of the main settings,
which are the settings designated ‘Fw’. Therefore, a reverse zone will have its
Fw-settings (RFFwPPZRV, X1FwPEZ3, and so on) applied in the third quadrant,
that is, towards the busbar instead of the line.
The fault loop reach in relation to each fault type may also be presented as in figure 191. The
main intention with this illustration is to make clear how the fault resistive reach should be
interpreted. Note in particular that the setting RFPP [2] always represents the total fault
resistance of the loop, even while the fault resistance (arc) may be divided into parts like for
three-phase or phase-to-phase-to-earth faults. R1Zx and jX1Zx represent the positive sequence
impedance from the measuring point to the fault location.
Phase-to-earth
RFPEZx
fault in phase L1
(Arc + tower
resistance)
0
IN (R0Zx-R1Zx)/3 +
j (X0Zx-X1Zx)/3 )
The estimated impedance needs to be inside both characteristics for the zone to start or trip.
(The non-directional start STND is an exception however. It is only dependent on the
quadrilateral characteristic.)
In the following figure, the zone with the shorter reactive reach follows the directional line
(R∙tan(15⁰)) only up to X1PP, where the quadrilateral characteristic will start to limit the reach.
X (ohm)
X1PP’
X1PP
15° R (ohm)
-X1PP RFPP/2
R· tan15°
-X1PP’
IEC19000141-1-en-us.vsdx
IEC19000141 V1 EN-US
Zones 3 to 5 can be selected to be either forward or reverse with positive sequence polarized
mho characteristic; alternatively self polarized offset mho characteristics. The operating
characteristic is in accordance to figure 193 where zone 5 is selected offset mho.
X
X
Z4
Z3
ZS=0
Z2
Z1 R
Z5 R
ZS=Z1
ZRV
ZS=2Z1
IEC15000056-1-en.vsdx
IEC15000056 V1 EN-US
Figure 193: Mho, offset mho characteristics and the source impedance influence on the
mho characteristic
The mho characteristic has a dynamic expansion due to the source impedance. Instead of
crossing the origin, as for the mho to the left of figure 193, which is only valid where the source
impedance (Zs) is zero, the crossing point is moved to the coordinates of the negative source
impedance given an expansion of the circle shown to the right of figure 193. Z1 denotes the
complex positive sequence impedance.
The magnitude of the polarized voltage is determined completely by the positive sequence
voltage magnitude from before the fault. This will give a somewhat less dynamic expansion of
the mho circle during faults. However, if the source impedance is high, the dynamic expansion
of the mho circle might lower the security of the function too much with high loading and mild
power swing conditions.
ZMFCPDIS fixes zone 1 and 2 in Forward mode and zone RV in Reverse mode. Zone 3-5 can be
set to Non-directional, Forward or Reverse by setting the parameter DirModeZx (where x is 3-5
depending on selected zone).
X X
(a) Rset
X (c)
(b) Rset
Rset
Mho Characteristics
(a) and (c) are for Zone 1, Zone 2 and Zone 3-5 when DirModeZ3-5 = Forward
(b) and (d) are for ZoneRV and Zone 3-5 when DirModeZ3-5 = Reverse
(c) and (f) are for Zone 3-5 when DirModeZ3-5 = Non-Directional
IEC15000065‐2‐en.vsdx
IEC15000065 V2 EN-US
ZMFCPDIS function uses separate sets of reach settings in forward and reverse directions for
phase-to-earth fault and phase-to-phase fault. These settings are R1FwPPZx, X1FwPPZx,
X1RvPPZx, R1FwPEZx, X1FwPEZx, X1RvPEZx, R0FWPEZx, X0FwPPZx (x=1-5 or RV). Thus, the
center of the Non-directional offset mho circle can be arbitrarily located in the circle (figure
194).
Note that the reverse ZoneRV, as well as any of zones 3-5, that are set to DirModeZx=Reverse
will get their operating impedances inverted (rotated 180 degrees) internally in order to make
use of the main settings, which are the settings designated ‘Fw’. Therefore, a reverse zone will
have its Fw-settings (R1FwPPZRV, X1FwPEZ3, and so on) applied in the third quadrant, that is,
towards the busbar instead of the line.
In Non-directional mode, for both Mho and Quad, the reach settings are equal to Forward
mode in this respect. The ‘Fw’ settings apply in the first quadrant and the ‘Rv’ settings apply in
the third quadrant.
( )
β = arg U L1L 2 − I L1L 2 ⋅ Z 1set − arg U pol ( )
IECEQUATION15027 V1 EN-US (Equation 85)
where
is the positive sequence impedance setting for phase-to-phase fault in zone direction
Z 1set
is the polarizing voltage
Upol
where:
R1FwPPZx is the positive sequence resistive reach for phase-to-phase fault in zone direction for zone x (x=1-5
and RV)
X1FwPPZx is the positive sequence reactance reach for phase-to-phase fault in zone direction for zone x
(x=1-5 and RV)
The polarized voltage consists of 100% memorized positive sequence voltage (UL1L2 for phase
L1 to L2 fault). The memorized voltage will prevent collapse of the mho circle for close in faults.
IL1L2 jX
I L1L 2 Z1set
UcompUL1L2 IL1L2 Z1set
UL1L2
U pol
I L1L 2 R
IEC15000060-1-en.vsdx
IEC15000060 V1 EN-US
Figure 195: Simplified mho characteristic and vector diagram for phase L1-to-L2 fault
Offset Mho GUID-2E84AD28-CA5F-4D19-B189-57354C8F7CF9 v2
The characteristic for offset mho is a circle where two points on the circle are given by the two
vectors Z 1set and Z 1RVset where Z 1set and Z 1RVset are settable through the resistance and
reactance settings in forward and reverse directions.
The condition for operation at phase-to-phase fault is that the angle β between the two
compensated voltages is greater than or equal to 90° (figure 196). The angle will be 90° for
fault location on the boundary of the circle.
U
L1L 2 I L1L 2 Z 1set
arg
U L1L 2 I L1L 2 Z1set
IECEQUATION15008 V2 EN-US (Equation 88)
where
is the positive sequence impedance setting for phase-to-phase
Z 1RVset fault opposite to zone direction and is defined as
where
X1RvPPZx is the positive sequence reactance reach for phase-to-phase
fault opposite to zone direction for zone x (x=1-5 and RV)
R1RvPPZx is the positive sequence resistive reach for phase-to-phase
fault opposite to zone direction for zone x (x=1-5 and RV) and is
internally calculated according to the equation below,
R1FwPPZx
R1RvPPZx = X 1RvPPZx ⋅
X 1FwPPZx
IECEQUATION15014 V1 EN-US (Equation 90)
IL1L 2 jX
IL1L 2 Z1set
UL1L 2
Ucomp 2 UL1L 2 IL1L 2 Z1RVset
IL1L 2 R
IL1L 2 Z1RVset
IEC16000207-1-en.vsdx
IEC16000207 V1 EN-US
Figure 196: Simplified offset mho characteristic and voltage vector for phase L1 to L2
fault
Operation occurs if 90°≤β≤270 °.
Compensation for earth return path for faults involving earth is done by setting the positive
and zero sequence impedance of the line. It is known that the ground compensation factor KN
is,
Z 0set − Z 1set
KN =
3 ⋅ Z 1set
IECEQUATION15017 V1 EN-US
where
is the complex zero sequence impedance of the line in Ω/phase
Z 0set
is the complex positive sequence impedance of the line in Ω/
Z 1set
phase
R0FwPEZx is the zero sequence resistive reach of the line in Ω/phase for
phase-to-earth fault in zone direction for zone x (x=1-5, or RV)
X0FwPEZx is the zero sequence reactance reach of the line in Ω/phase for
phase-to-earth fault in zone direction for zone x (x=1-5, or RV)
R1FwPEZx is the positive sequence resistive reach of the line in Ω/phase
for phase-to-earth fault in zone direction for zone x (x=1-5, or
RV)
X1FwPEZx is the positive sequence reactance reach of the line in Ω/phase
for phase-to-earth fault in zone direction for zone x (x=1-5, or
RV)
For an earth fault in phase L1, the angle β between the compensation voltage and the
where
is the phase voltage in faulty phase L1
UL1
is the phase current in faulty phase L1
IL1
3I0 is the zero-sequence current in faulty phase L1
IL1•jX
U L1
I L1 Z1set
U pol
IL1•R
IEC15000059-1-en.vsdx
IEC15000059 V1 EN-US
Figure 197: Simplified offset mho characteristic and vector diagram for phase L1-to-earth
fault
Operation occurs if 90 °≤β≤270 °.
arg U L1 ( I L1 3I 0 K N ) Z1set arg U L1 ( I L1 3I 0 K N ) Z1set
where
is the complex positive sequence impedance of the line in Ω/
Z 1RVset phase for phase-to-earth fault opposite to zone direction and is
defined as,
where
X1RvPEZx is the positive sequence reactance reach for phase-to-earth
fault opposite to zone direction for zone x (x=1-5 and RV)
R1RvPEZx is the positive sequence resistive reach for phase-to-earth fault
opposite to zone direction for zone x (x=1-5 and RV) and
expressed by,
R1FwPEZx
R1RvPEZx = X 1RvPEZx ⋅
X 1FwPEZx
IECEQUATION15024 V1 EN-US (Equation 95)
In some cases the load impedance might enter the zone characteristic without any fault on the
protected line. The phenomenon is called load encroachment and it might occur when an
external fault is cleared and high emergency load is transferred on the protected line. The
effect of load encroachment is illustrated in the left part of figure 198. A load impedance
within the characteristic would cause an unwanted trip. The traditional way of avoiding this
situation is to set the distance zone resistive reach with a security margin to the minimum
load impedance. The drawback with this approach is that the sensitivity of the protection to
detect resistive faults is reduced.
The IED has a built-in function which shapes the characteristic according to the right part of
figure 198. The load encroachment algorithm will increase the possibility to detect high fault
resistances, especially for phase-to-earth faults at the remote line end. For example, for a
given setting of the load angle ArgLd the resistive blinder for the zone measurement can be
expanded according to the right part of the figure 198, given higher fault resistance coverage
without risk for unwanted operation due to load encroachment. This is valid in both directions.
The use of the load encroachment feature is essential for long heavily loaded lines, where there
might be a conflict between the necessary emergency load transfer and necessary sensitivity
of the distance protection. The function can also preferably be used on heavy loaded medium
long lines. For short lines, the major concern is to get sufficient fault resistance coverage. Load
encroachment is not a major problem. Nevertheless, always set RLdFw, RLdRv [3] and ArgLd
according to the expected maximum load since these settings are used internally in the
function as reference points to improve the performance of the phase selection.
Z1
ArgLd
[1]
RLdRv RLdFw
IEC09000248-3-en.vsdx
IEC09000248 V3 EN-US
PHSL1, PHSL2,...PHSL3L1 are internal binary logical signals from the phase-selection element.
They correspond directly to the six loops of the distance zones and determine which loops
should be released to possibly issue a start or a trip.
[3] RLdRv=RLdRvFactor*RLdFw.
FWL1, FWL2,...FWL3L1 and RVL1, RVL2,...RVL3L1 are the internal binary signals from the
directional element. An FW signal is set true if the criteria for a forward fault or load is fulfilled
for its particular loop. The same applies to the reverse (RV) signals.
The internal input 'IN present' is true if the residual current (3I0) exceeds 7% of IBase. However,
if current transformer saturation is detected, this criterion is changed to residual voltage
(3U0) exceeding 5% of UBase/sqrt(3) instead.
DirModeZ3-5
TRUE (1)
FW(Ln & LmLn) Forward
RV(Ln & LmLn) Reverse
IEC12000137-2-en.vsd
IEC12000137 V3 EN-US
ZML1Zx PEZx
OR
PHSL1
AND
DIRL1Zx AND
ZML2Zx
PHSL2
AND
DIRL2Zx AND
ZML3Zx L1Zx
OR
PHSL3
AND
DIRL3Zx AND
ZML1L2Zx L2Zx
PHSL1L2 OR
AND
DIRL1L2Zx AND
ZML2L3Zx
PHSL2L3 L3Zx
AND OR
DIRL2L3Zx AND
ZML3L1Zx
PHSL3L1
AND
DIRL3L1Zx AND
L1N
PPZx
L2N OR
L3N
RELCNDZx Integer L1L2
to Bool
L2L3
NDZx
L1L3 OR
IEC12000140-2-en.vsdx
IEC12000140 V2 EN-US
TimerModeZx =
Enable PhPh or
Ph-E PhPh
PPZx AND tPPZx
OR AND
AND t
PEZx
AND tPEZx OR
OR
AND t
AND
BLOCK
VTSZ
BLKZx OR
BLKTRZx
OR TimerLinksZx
LoopLink (tPP-tPE)
ZoneLinkStart LoopLink & ZoneLink
OR
Phase Selection No Links
1st starting zone
External start FALSE (0)
LNKZ2
LNKZx
AND
OR
TimerLinksZx =
LNKZ4 LoopLink & ZoneLink
LNKZ5
EXTNST
IEC12000139-4-en.vsdx
IEC12000139 V4 EN-US
15 ms
TZx
t TRIPZx
AND
TRL1Zx
OR AND
BLOCK
VTSZ TRL2Zx
OR AND
BLKZx
TRL3Zx
AND
15 ms
L1Zx
t STL1Zx
AND
15 ms
L2Zx
t STL2Zx
AND
15 ms
t STL3Zx
AND
PPZx 15 ms
PEZx OR t STARTZx
AND
15 ms
NDZx
t STNDZx
AND
IEC12000138-2-en.vsd
IEC12000138 V2 EN-US
15 ms
OR t STPE
AND
15 ms
OR t
AND
15 ms
OR t STNDL2
PHSL1L2 AND
15 ms
OR t STNDL3
AND
15 ms
OR t STPP
AND
BLOCK STARTND
OR
VTSZ OR
STPHS
STNDPE
AND
IEC12000133-3-en.vsdx
IEC12000133 V3 EN-US
PHSL1
FWL1 AND
15 ms
FWL2 AND OR t
AND
FWL3 AND 15 ms
PHSL1L2 OR t STFWL2
AND
FWL1L2 AND
PHSL2L3 15 ms
FWL2L3 AND OR t STFWL3
AND
FWL3L1 AND
OR
STFWPE
IN present AND
STFW1PH
=1
BLOCK
VTSZ OR
STFW2PH
=2
STFW3PH
=3
IEC12000134-2-en.vsd
IEC12000134 V2 EN-US
PHSL1
RVL1 AND
15 ms
RVL2 AND OR t
AND
RVL3 AND 15 ms
PHSL1L2 OR t STRVL2
AND
RVL1L2 AND
PHSL2L3 15 ms
RVL2L3 AND OR t STRVL3
AND
RVL3L1 AND
OR
STRVPE
IN present AND
BLOCK
VTSZ OR
IEC12000141-2-en.vsdx
IEC12000141 V2 EN-US
TDFWL1 AND
15 ms
TDFWL2 AND OR t
AND
PHSL3
TDFWL3 AND 15 ms
PHSL1L2 OR t STTDFWL2
AND
AND
AND 15 ms
PHSL2L3 OR t STTDFWL3
AND AND
AND
PHSL3L1
AND
AND
PHSL1
TDRVL1 AND
15 ms
TDRVL2 AND OR t
AND
AND 15 ms
OR t STTDRVL2
AND
AND
AND 15 ms
PHSL2L3 OR t STTDRVL3
AND AND
AND
PHSL3L1
AND
AND
VTSZ
OR
BLOCKTD
IEC18000241-1-en.vsdx
IEC18000241 V1 EN-US
8.12.7.11 Measurement
The information on measured quantities is available for the user at different locations:
• Overfunction, when the measured quantity exceeds the High limit (XHiLim) or High-high
limit (XHiHiLim) pre-set values
• Underfunction, when the measured quantity decreases under the Low limit (XLowLim) or
Low-low limit (XLowLowLim) pre-set values.
X_RANGE = 3
High-high limit
X_RANGE= 1 Hysteresis
High limit
X_RANGE=0
X_RANGE=0 t
Low limit
X_RANGE=2
Low-low limit
X_RANGE=4
IEC05000657-3-en.vsdx
IEC05000657 V3 EN-US
The logical value of the functional output signals changes according to figure 207.
The user can set the hysteresis (XLimHyst), which determines the difference between the
operating and reset value at each operating point, in wide range for each measuring channel
separately. The hysteresis is common for all operating values within one channel.
In addition to the normal cyclic reporting the IED also report spontaneously when measured
value passes any of the defined threshold limits.
Y
Value Reported Value Reported
Value Reported Value Reported
(1st)
Y3 Value Reported
Y2 Y4
Y1 Y5
t
Value 1
Value 2
Value 3
Value 4
Value 5
IEC05000500 V2 EN-US
Value Reported
Y
IEC99000529-2-en.vsdx
IEC99000529 V2 EN-US
The last value reported, Y1 in figure 210 serves as a basic value for further measurement. A
difference is calculated between the last reported and the newly measured value and is
multiplied by the time increment (discrete integral). The absolute values of these integral
values are added until the pre-set value is exceeded. This occurs with the value Y2 that is
reported and set as a new base for the following measurements (as well as for the values Y3,
Y4 and Y5).
The integral dead-band supervision is particularly suitable for monitoring signals with small
variations that can last for relatively long periods.
Y A1 >=
A >= pre-set value
A2 >=
pre-set value pre-set value
Y3 A3 + A4 + A5 + A6 + A7 >=
pre-set value
Y2 A1 A2
A4 A6
Value Reported Y4 A3 A5 A7
Value
(1st) Value
A Reported Y5
Reported Value
Reported Value
Y1 Reported
t
IEC99000530-2-en.vsdx
IEC99000530 V2 EN-US
Phase-to-earth impedance measurement is calculated based on UL1/ IL1 , UL2 / IL2 , UL3 / IL3
When the operating current is too low, the impedance measurement can be erroneous. To
avoid such error, minimum operating current will be checked. For phase-earth currents or
phase-phase currents lower than 2% of IBase, the resistance and reactance of the impedance
are forced to 99 999 ohm, corresponding to a magnitude at 141419 (99 999*√2) ohm and an
angle at 45 degree.
8.13.1 Identification
M14853-1 v3
Zpsb
SYMBOL-EE V1 EN-US
Power swings may occur after disconnection of heavy loads or trip of big generation plants.
Power swing detection function (ZMRPSB ) is used to detect power swings and initiate block
of all distance protection zones. Occurrence of earth-fault currents during a power swing
inhibits the ZMRPSB function, to allow fault clearance.
ZMRPSB
I3P* START
U3P* ZOUT
BLOCK ZIN
BLKI01
BLKI02
BLK1PH
REL1PH
BLK2PH
REL2PH
I0CHECK
TRSP
EXTERNAL
IEC06000264-2-en.vsd
IEC06000264 V2 EN-US
8.13.4 Signals
PID-3663-INPUTSIGNALS v6
PID-3663-OUTPUTSIGNALS v6
8.13.5 Settings
PID-3663-SETTINGS v6
Its principle of operation is based on the measurement of the time it takes for a power swing
transient impedance to pass through the impedance area between the outer and the inner
characteristics. The power swings are identified by transition times longer than a transition
time set on corresponding timers. The impedance measuring principle is the same as that
used for the distance protection zones. The impedance and the characteristic passing times
are measured in all three phases separately.
X1OutFw jX ZL R1LIn
X1InFw DFw
j
DRv
R1FInRv R1FInFw
DFw
ArgLd j
ArgLd
DRv
DFw
DFw
R
DFw
DRv
RLdInRv RLdInFw
DFw
DRv
RLdOutRv RLdOutFw
j DRv X1InRv
X1OutRv
IEC09000222_1_en.vsd
IEC09000222 V1 EN-US
Figure 212: Operating characteristic for ZMRPSB function (setting parameters in italic)
The impedance measurement within ZMRPSB function is performed by solving equation 96
and equation 97 (n = 1, 2, 3 for each corresponding phase L1, L2 and L3).
æ ULn ö
Re çç ÷÷ £ Rset
è I Ln ø
EQUATION1183 V2 EN-US (Equation 96)
æ ULn ö
Imçç ÷÷ £ Xset
è ILn ø
EQUATION1184 V2 EN-US (Equation 97)
To avoid load encroachment, the resistive reach is limited in forward direction by setting the
parameter RLdOutFw which is the outer resistive load boundary value while the inner resistive
boundary is calculated according to equation 98.
RLdInFw = kLdRFw·RLdOutFw
EQUATION1185 V2 EN-US (Equation 98)
where:
kLdRFw is a settable multiplication factor less than 1
The slope of the load encroachment inner and outer boundary is defined by setting the
parameter ArgLd.
The load encroachment in the fourth quadrant uses the same settings as in the first quadrant
(same ArgLd and RLdOutFw and calculated value RLdInFw).
The quadrilateral characteristic in the first quadrant is tilted to get a better adaptation to the
distance measuring zones. The angle is the same as the line angle and derived from the setting
of the reactive reach inner boundary X1InFw and the line resistance for the inner boundary
R1LIn. The fault resistance coverage for the inner boundary is set by the parameter R1FInFw.
From the setting parameter RLdOutFw and the calculated value RLdInFw a distance between
the inner and outer boundary, DFw, is calculated. This value is valid for R direction in first and
fourth quadrant and for X direction in first and second quadrant.
To avoid load encroachment in reverse direction, the resistive reach is limited by setting the
parameter RLdOutRv for the outer boundary of the load encroachment zone. The distance to
the inner resistive load boundary RLdInRv is determined by using the setting parameter
kLdRRv in equation 99.
RLdInRv = kLdRRv·RLdOutRv
EQUATION1187 V2 EN-US (Equation 99)
where:
kLdRRv is a settable multiplication factor less than 1
From the setting parameter RLdOutRv and the calculated value RLdInRv, a distance between
the inner and outer boundary, DRv, is calculated. This value is valid for R direction in second
and third quadrant and for X direction in third and fourth quadrant.
The inner resistive characteristic in the second quadrant outside the load encroachment part
corresponds to the setting parameter R1FInRv for the inner boundary. The outer boundary is
internally calculated as the sum of DRv+R1FInRv.
The inner resistive characteristic in the third quadrant outside the load encroachment zone
consist of the sum of the settings R1FInRv and the line resistance R1LIn. The argument of the
tilted lines outside the load encroachment is the same as the tilted lines in the first quadrant.
The distance between the inner and outer boundary is the same as for the load encroachment
in reverse direction, that is DRv.
The inner characteristic for the reactive reach in forward direction correspond to the setting
parameter X1InFw and the outer boundary is defined as X1InFw + DFw,
where:
DFw = RLdOutFw - KLdRFw · RLdOutFw
The inner characteristic for the reactive reach in reverse direction correspond to the setting
parameter X1InRv for the inner boundary and the outer boundary is defined as X1InRv + DRv.
where:
DRv = RLdOutRv - KLdRRv · RLdOutRv
The operation of the Power swing detection ZMRPSB is only released if the magnitude of the
current is above the setting of the minimum operating current, IMinOpPE.
• The 1 out of 3 operating mode is based on detection of power swing in any of the three
phases. Figure 213 presents a composition of an internal detection signal DET-L1 in this
particular phase.
• The 2 out of 3 operating mode is based on detection of power swing in at least two out of
three phases. Figure 214 presents a composition of the detection signals DET1of3 and
DET2of3.
Signals ZOUTLn (outer boundary) and ZINLn (inner boundary) in figure 213 are related to the
operation of the impedance measuring elements in each phase separately (n represents the
corresponding L1, L2 and L3). They are internal signals, calculated by ZMRPSB function.
The tP1 timer in figure 213 serve as detection of initial power swings, which are usually not as
fast as the later swings are. The tP2 timer become activated for the detection of the
consecutive swings, if the measured impedance exit the operate area and returns within the
time delay, set on the tW waiting timer. The upper part of figure 213 (internal input signal
ZOUTL1, ZINL1, AND-gates and tP-timers) are duplicated for phase L2 and L3. All tP1 and tP2
timers in the figure have the same settings.
ZOUTL1 AND
0-tP1
ZINL1 0 OR
-loop
0-tP2
-loop
AND
0
OR DET-L1
AND AND
ZOUTL2 OR
ZOUTL3
detected 0
0-tW
IEC05000113-2-en.vsd
IEC05000113 V2 EN-US
DET-L1
DET-L2 DET1of3 - int.
>1
DET-L3
&
DET2of3 - int.
& >1
&
IEC01000057-2-en.vsd
IEC01000057-TIFF V2 EN-US
Figure 214: Detection of power swing for 1-of-3 and 2-of-3 operating mode
ZOUTL1 ZOUT
OR
ZOUTL2 ZINL1
ZIN
ZOUTL3 AND ZINL2 OR
ZINL3
tEF
TRSP
t AND
I0CHECK
10 ms
AND t
BLKI02 OR
tR1
AND t INHIBIT
OR
-loop
tR2
BLKI01 AND t
BLOCK
-loop
DET1of3 - int.
REL1PH
AND
BLK1PH
tH
DET2of3 - int. OR t
REL2PH
AND
BLK2PH OR START
AND
EXTERNAL
en05000114.vsd
IEC05000114 V1 EN-US
Figure 215 presents a simplified logic diagram for the Power swing detection function
ZMRPSB. The internal signals DET1of3 and DET2of3 relate to the detailed logic diagrams in
figure 213 and figure 214 respectively.
Selection of the operating mode is possible by the proper configuration of the functional input
signals REL1PH, BLK1PH, REL2PH, and BLK2PH.
The load encroachment characteristic can be switched off by setting the parameter
OperationLdCh = Off, but notice that the DFw and DRv will still be calculated from RLdOutFw
and RLdOutRv. The characteristic will in this case be only quadrilateral.
There are four different ways to form the internal INHIBIT signal:
• Logical 1 on functional input BLOCK inhibits the output START signal instantaneously.
• The INHIBIT internal signal is activated, if the power swing has been detected and the
measured impedance remains within its operate characteristic for the time, which is
longer than the time delay set on tR2 timer. It is possible to disable this condition by
connecting the logical 1 signal to the BLKI01 functional input.
• The INHIBIT internal signal is activated after the time delay, set on tR1 timer, if an earth-
fault appears during the power swing (input IOCHECK is high) and the power swing has
been detected before the earth-fault (activation of the signal I0CHECK). It is possible to
disable this condition by connecting the logical 1 signal to the BLKI02 functional input.
• The INHIBIT logical signals becomes logical 1, if the functional input I0CHECK appears
within the time delay, set on tEF timer and the impedance has been seen within the outer
characteristic of ZMRPSB operate characteristic in all three phases. This function prevents
the operation of ZMRPSB function in cases, when the circuit breaker closes onto
persistent single-phase fault after single-phase autoreclosing dead time, if the initial
single-phase fault and single-phase opening of the circuit breaker causes the power swing
in the remaining two phases.
8.14.1 Identification
SEMOD155890-2 v4
Automatic switch onto fault logic ZCVPSOF is a function that gives an instantaneous trip when
closing the breaker onto a fault. A dead-line detection check is provided to activate ZCVPSOF
when the line is de-energized.
Mho distance protections cannot operate for switch onto fault conditions when the phase
voltages are close to zero. An additional logic based on UI Level is used for this purpose.
IEC06000459 V3 EN-US
PID-3875-INPUTSIGNALS v10
PID-3875-OUTPUTSIGNALS v9
PID-3875-SETTINGS v10
The automatic switch onto fault logic ZCVPSOF can be activated externally (by the breaker-
closed input) or internally (automatically) with the dead-line detection using the UI level-based
logic. When the setting AutoInitMode is DLD disabled, ZCVPSOF is activated by an external
binary input BC. When the setting AutoInitMode is set to Voltage, Current or Current & Voltage
modes, ZCVPSOF is activated by the dead-line detection.
The activation from the dead-line detection function is released if the internal signal DeadLine
from the UILevel Detector function is activated at the same time as the inputs ZACC and
START_DLYD are not activated at least for the duration of tDLD. The internal signal DeadLine
from the UILevel Detector function is activated under any of the following conditions:
• If all three-phase currents are below the setting IPh< and the AutoInitMode setting is set
to Current
• If all three-phase voltages are below the setting UPh< and the AutoInitMode setting is set
to Voltage
• If all three-phase currents and voltages are below the settings IPh< and UPh< and the
AutoInitMode setting is set to Current & Voltage
Once the dead line drops off after energization or once BC drops off, the activated signal is
extended for the duration of tSOTF.
The internal signal SOTFUILevel is activated if the phase voltage is below the set UPh< and
the corresponding phase current is above the set IPh< for a time longer than the duration set
by tDuration.
To get the TRIP signal, one of the different operate modes must also be selected with the
Mode parameter:
• Mode = Impedance; TRIP is released if either the ZACC input (connected normally to a
nondirectional distance protection start zone) or the START_DLYD input is activated. If
START_DLD is activated, TRIP is released after a delay of tOperate.
• Mode = UILevel; TRIP is released if UILevel detector is activated
• Mode = UILvl&Imp; TRIP is released based either on the impedance-measured criteria or
UILevel detection
The measured phase voltages and currents are provided as service values.
BLOCK
15ms
BC TRIP
& t
ZACC tSOTF
tDLD t
START_DLYD ≥1
& t
≥1
tOperate
t
I3P
U3P
DeadLine
IPh< UILevel tDuration
Detector t
UPh<
AutoInitMode
&
Mode = Impedance
SOTFUILevel
& ≥1
Mode = UILevel
≥1
&
Mode = UILvl&Imp
IEC07000084 V3 EN-US
Figure 217: Simplified logic diagram for Automatic switch onto fault logic
M16043-1 v12
8.15.1 Identification
SEMOD175682-2 v3
• Communication and tripping part: provides selective tripping on the basis of special
distance protection zones and a scheme communication logic, which are not blocked
during the system oscillations.
• Blocking part: blocks unwanted operation of instantaneous distance protection zone 1 for
oscillations, which are initiated by faults and their clearing on the adjacent power lines
and other primary elements.
PSLPSCH
BLOCK TRIP
STZMUR STZMURPS
STZMOR BLKZMUR
STPSD BLKZMOR
STDEF CS
STZMPSD
CACC
AR1P1
CSUR
CR
IEC07000026-3-en.vsd
IEC07000026 V3 EN-US
8.15.4 Signals
PID-3664-INPUTSIGNALS v7
PID-3664-OUTPUTSIGNALS v7
8.15.5 Settings
PID-3664-SETTINGS v6
Communication and tripping logic as used by the power swing distance protection zones is
schematically presented in figure 219.
STDEF
AR1P1 &
STPSD tCS
CS
BLOCK & t &
CSUR
BLKZMPS
tBlkTr &
tTrip t
t
CACC TRIP
>1
CR &
en06000236.vsd
IEC06000236 V1 EN-US
Figure 219: Simplified logic diagram – power swing communication and tripping logic
The complete logic remains blocked as long as there is a logical one on the BLOCK functional
input signal. Presence of the logical one on the STDEF functional input signal also blocks the
logic as long as this block is not released by the logical one on the AR1P1 functional input
signal. The functional output signal BLKZMPS remains logical one as long as the function is not
blocked externally (BLOCK is logical zero) and the earth-fault is detected on protected line
(STDEF is logical one), which is connected in three-phase mode (AR1P1 is logical zero). Timer
tBlkTr prolongs the duration of this blocking condition, if the measured impedance remains
within the operate area of the Power Swing Detection (ZMRPSB) function (STPSD input active).
The BLKZMPS can be used to block the operation of the power-swing zones.
Logical one on functional input CSUR, which is normally connected to the TRIP functional
output of a power swing carrier sending zone, activates functional output CS, if the function is
not blocked by one of the above conditions. It also activates the TRIP functional output.
Initiation of the CS functional output is possible only, if the STPSD input has been active longer
than the time delay set on the security timer tCS.
Simultaneous presence of the functional input signals PLTR_CRD and CR (local trip condition)
also activates the TRIP functional output, if the function is not blocked by one of the above
conditions and the STPSD signal has been present longer then the time delay set on the trip
timer tTrip.
Figure 220 presents the logical circuits, which control the operation of the underreaching zone
(zone 1) at power swings, caused by the faults and their clearance on the remote power lines.
&
BLKZMH
&
STZML tZL
STZMLL
BLOCK & t >1
&
STMZH tDZ
STZMPSD & t
>1
STPSD
&
-loop
en06000237.vsd
IEC06000237 V1 EN-US
• STPSD functional input signal must be a logical zero. This means, that Power swing
detection (ZMRPSB) function must not detect power swinging over the protected power
line.
• STZMPSD functional input must be a logical one. This means that the impedance must be
detected within the external boundary of ZMRPSB function.
• STZMOR functional input must be a logical one. This means that the fault must be
detected by the overreaching distance protection zone, for example zone 2.
The STZMURPS functional output, which can be used in complete terminal logic instead of a
normal distance protection zone 1, becomes active under the following conditions:
• If the STZMUR signal appears at the same time as the STZMOR or if it appears with a time
delay, which is shorter than the time delay set on timer tDZ.
• If the STZMUR signal appears after the STZMOR signal with a time delay longer than the
delay set on the tDZ timer, and remains active longer than the time delay set on the tZL
timer.
The BLKZMOR functional output signal can be used to block the operation of the higher
distance protection zone, if the fault has moved into the zone 1 operate area after tDZ time
delay.
SEMOD171935-5 v5
8.16.1 Identification
SEMOD158949-2 v4
8.16.2 Functionality
SEMOD143246-17 v7
Sudden events in an electric power system such as large changes in load, fault occurrence or
fault clearance, can cause power oscillations referred to as power swings. In a non-recoverable
situation, the power swings become so severe that the synchronism is lost, a condition
referred to as pole slipping. The main purpose of the pole slip protection (PSPPPAM) is to
detect, evaluate, and take the required action for pole slipping occurrences in the power
system.
PSPPPAM
I3P* TRIP
U3P* TRIP1
BLOCK TRIP2
BLKGEN START
BLKMOTOR ZONE1
EXTZONE1 ZONE2
GEN
MOTOR
SFREQ
SLIPZOHM
SLIPZPER
UCOS
UCOSPER
IEC10000045-1-en.vsd
IEC10000045 V1 EN-US
8.16.4 Signals
PID-3526-INPUTSIGNALS v3
PID-3526-OUTPUTSIGNALS v3
8.16.5 Settings
PID-3526-SETTINGS v3
If the generator is faster than the power system, the rotor movement in the impedance and
voltage diagram is from right to left and generating is signaled. If the generator is slower than
the power system, the rotor movement is from left to right and motoring is signaled (the
power system drives the generator as if it were a motor).
The movements in the impedance plane can be seen in Figure 222. The transient behavior is
described by the transient EMF's EA and EB, and by X'd, XT and the transient system impedance
ZS.
Zone 1 Zone 2
EB X’d XT XS EA
IED
B A
jX
XS
Pole slip
impedance XT
d Apparent generator
movement impedance R
X’d
IEC06000437_2_en.vsd
IEC06000437 V2 EN-US
where:
X'd = transient reactance of the generator
• the minimum current exceeds 0.10 IN (IN is IBase parameter set under general setting).
• the maximum voltage falls below 0.92 UBase
• the voltage Ucosφ (the voltage in phase with the generator current) has an angular
velocity of 0.2...8 Hz and
• the corresponding direction is not blocked.
en07000004.vsd
IEC07000004 V1 EN-US
Figure 223: Different generator quantities as function of the angle between the
equivalent generators
An alarm is given when movement of the rotor is detected and the rotor angle exceeds the
angle set for 'WarnAngle'.
When the impedance crosses the slip line between ZB and ZC it counts as being in zone 1 and
between ZC and ZA in zone 2. The entire distance ZA-ZB becomes zone 1 when signal
EXTZONE1 is high (external device detects the direction of the centre of slipping).
After the first slip, the signals ZONE1 or ZONE2 and – depending on the direction of slip -
either GEN or MOTOR are issued.
Every time pole slipping is detected, the impedance of the point where the slip line is crossed
and the instantaneous slip frequency are displayed as measurements.
Further slips are only detected, if they are in the same direction and if the rate of rotor
movement has reduced in relation to the preceding slip or the slip line is crossed in the
opposite direction outside ZA-ZB. A further slip in the opposite direction within ZA-ZB resets all
the signals and is then signalled itself as a first slip.
The TRIP1 tripping command and signal are generated after N1 slips in zone 1, providing the
rotor angle is less than TripAngle. The TRIP2 signal is generated after N2 slips in zone 2,
providing the rotor angle is less than TripAngle.
START
AND
0.2 Slip.Freq. 8 Hz
startAngle
ZONE1
AND
Z cross line ZC - ZB
ZONE2
AND
Z cross line ZA - ZC
Counter
a
ab
N1Limit b TRIP1
AND
tripAngle OR
TRIP
Counter
a
ab
N2Limit b TRIP2
AND
IEC07000005.vsd
IEC07000005 V2 EN-US
Figure 224: Simplified logic diagram for pole slip protection PSPPPAM
GUID-88E02516-1BFE-4075-BEEB-027484814697 v2
8.17.1 Identification
GUID-BF2F1533-BA39-48F0-A55C-0B13A393F780 v2
<
The out-of-step protection (OOSPPAM ) function in the IED can be used for both generator
protection and as well for line protection applications.
The main purpose of the OOSPPAM function is to detect, evaluate, and take the required
action during pole slipping occurrences in the power system.
The OOSPPAM function detects pole slip conditions and trips the generator as fast as
possible, after the first pole-slip if the center of oscillation is found to be in zone 1, which
normally includes the generator and its step-up power transformer. If the center of oscillation
is found to be further out in the power system, in zone 2, more than one pole-slip is usually
allowed before the generator-transformer unit is disconnected. A parameter setting is
available to take into account the circuit breaker opening time. If there are several out-of-step
relays in the power system, then the one which finds the center of oscillation in its zone 1
should operate first.
Two current channels I3P1 and I3P2 are available in OOSPPAM function to allow the direct
connection of two groups of three-phase currents; that may be needed for very powerful
generators, with stator windings split into two groups per phase, when each group is
equipped with current transformers. The protection function performs a simple summation of
the currents of the two channels I3P1 and I3P2.
OOSPPAM
I3P1* TRIP
I3P2* TRIPZ1
U3P* TRIPZ2
BLOCK START
BLKGEN GENMODE
BLKMOT MOTMODE
EXTZ1 R
X
SLIPFREQ
ROTORANG
UCOSPHI
IEC12000188-3-en.vsd
IEC12000188 V3 EN-US
8.17.4 Signals
PID-3539-INPUTSIGNALS v10
PID-3539-OUTPUTSIGNALS v10
8.17.5 Settings
PID-3539-SETTINGS v10
General
Under balanced and stable conditions, a generator operates with a constant rotor angle
(power angle), delivering active electrical power to the power system, which is approximately
equal to the input mechanical power on the generator axis.The currents and voltages are
constant and stable. An out-of-step condition is characterized by periodic changes in the rotor
angle, that leads to a wild flow of the synchronizing power; so there are also periodic changes
of rotational speed, currents and voltages. When displayed in the complex impedance plane,
these changes are characterized by a cyclic change in the complex load impedance Z(R, X) as
measured at the terminals of the generator, or at the location of the instrument transformers
of a power line connecting two power subsystems. This is shown in Figure 226.
1.5 ← trajectory
of Z(R, X)
to the 3rd
The 2nd pole-slip
Imaginary part (X) of Z in Ohms
-1
-1.5 -1 -0.5 0 0.5 1 1.5
Real part (R) of Z in Ohms
IEC10000109-1-en.vsd
IEC10000109 V1 EN-US
Figure 226: Loci of the complex impedance Z(R, X) for a typical case of generator losing
step after a short circuit that was not cleared fast enough
Under typical, normal load conditions, when the protected generator supplies the active and
the reactive power to the power system, the complex impedance Z(R, X) is in the 1st quadrant,
point 0 in Figure 226. One can see that under a three-phase fault conditions, the centre of
oscillation is at the point of fault, point 1, which is logical, as all three voltages are zero or near
zero at that point. Under the fault conditions the generator accelerated and when the fault
was finally cleared, the complex impedance Z(R, X) jumped to the point 2. By that time, the
generator has already lost its step, Z(R, X) continues its way from the right-hand side to the
left-hand side, and the 1st pole-slip cannot be avoided. If the generator is not immediately
disconnected, it will continue pole-slipping — see Figure 226, where two pole-slips (two pole-
slip cycles) are shown. Under out-of-step conditions, the centre of oscillation is where the
locus of the complex impedance Z(R, X) crosses the (impedance) line connecting the points SE
(Sending End), and RE (Receiving End). The point on the SE – RE line where the trajectory of
Z(R, X) crosses the impedance line can change with time and is mainly a function of the
internal induced voltages at both ends of the equivalent two-machine system, that is, at points
SE and RE.
Rotor (power) angle δ can be thought of as the angle between the two lines, connecting point
0 in Figure 226, that is, Z(R, X) under normal load, with the points SE and RE, respectively.
These two lines are not shown in Figure 226. Normal values of the power angle, that is, under
stable, steady-state, load conditions, are from 30 to 60 electrical degrees. It can be observed
in Figure 227 that the angle reaches 180 degrees when the complex impedance Z(R, X) crosses
the impedance line SE – RE. It then changes the sign, and continues from -180 degrees to 0
degrees, and so on. Figure 227 shows the rotor (power) angle and the magnitude of Z(R, X)
against time for the case from Figure 226.
4
|Z| in Ohms
rotor (power)
3 normal angle in rad
angle
Impe dance Z in Ohm and rotor a ngle in radian ®
load
Z(R, X) unde r fa ult lies |Z|
2
on the impe dance line
or nea r (for 3-ph faults )
1
0
0
fault 500 ms
-1 fa ult
occ urrs
Unde r 3-pha s e fa ult
condition rotor a ngle 3
-2
of a pp. ±180 de gre e s
is m e a s ure d ...
2
-3 Z(R,X) cros s e d
1 1 the im pe da nce line , Z-line ,
conne cting points S E - RE
-4
0 200 400 600 800 1000 1200 1400
Time in millis econds ®
IEC10000110-2-en.vsd
IEC10000110 V2 EN-US
Figure 227: Rotor (power) angle and magnitude of the complex impedance Z(R, X) against
the time
In order to be able to fully understand the principles of OOSPPAM, a stable case, that is, a case
where the disturbance does not make a generator to go out-of-step, must be shown.
1
SE RE
G X [Ohm]
0.8 Z(R,X) 20 ms
fault
relay after line out
- - - RE - - -
0.6 - - --
-- ----------- - pre-fault
Imaginary part (X) of Z in Ohms →
- --- - 4 -
zone 2 - --- -
--- Z(R,X)
0.4 -- - -
- -- - --- 2 -
- -
- --- -1 5
- --- fault→
- -- -
0.2 X-line → ^ -^ ^ ^ ^ ---^ ^ 3 -- -
- -
- ^ ^ ^ ^ ^ ^ --^- ^ ^ -
- -- Z-line→ -- ^ -^ 0
-- --
- -- -- - 6
0 - -- - - -
- -
- -
- -
limit of -- - R
- -- relay lens → --- -
-- -
-0.2 reach - -- 110° ---- -
zone 1- - --- -
-- -
-
--- -
- --- --- -
-0.4 -- --- ------ --
-- ------ -
- - - - -
-0.6 SE - - -
0 → pre-fault Z(R, X)
this circle forms 3 → Z(R, X) under fault
-0.8 the right-hand side 5 → Z 20 ms after line out
edge of the lens 6 → pow er line reclosed
-1
-1 -0.5 0 0.5 1 1.5
Real part (R) of Z in Ohms → IEC10000111-1-en.vsd
IEC10000111 V1 EN-US
Figure 228: A stable case where the disturbance does not make the generator to go out-
of-step
It shall be observed that for a stable case, as shown in Figure 228, where the disturbance does
not cause the generator to lose step, the complex impedance Z(R, X) exits the lens
characteristic on the same side (point 4) it entered it (point 2), and never re-enters the lens. In
a stable case, where the protected generator remains in synchronism, the complex impedance
returns to quadrant 1, and, after the oscillations fade, it returns to the initial normal load
position (point 0), or near.
A precondition in order to be able to construct a suitable lens characteristic is that the power
system in which OOSPPAM is installed, is modeled as a two-machine equivalent system, or as a
single machine – infinite bus equivalent power system. Then the impedances from the position
of OOSPPAM in the direction of the normal load flow (that is from the measurement point to
the remote system) can be taken as forward. The lens characteristic, as shown in Figure226
and Figure228, is obtained so that two equal in size but differently offset Mho characteristics
are set to overlap. The resultant lens characteristic is the loci of complex impedance Z(R, X) for
which the rotor (power) angle is constant, for example 110 degrees or 120 degrees; if the rotor
(power) angle approaches this value, then there is a high risk to have an out of step condition.
The limit-of- reach circle is constructed automatically by the algorithm; it is about 10% wider
than the the circle that has the line SE-RE as diameter (that is the out-of-step characteristic
which corresponds to the rotor (power) angle of 90 degrees). Figure 229 illustrates
construction of the lens characteristic for a power system.
X
Position of the OOS
- - - RE- - -
0.6 - - --- - relay is the origin of
- - -- --- - the R - X plane
- -- - -- -
- --- Ze -- -
- Zone 2 -- -- -
0.4 X-line - - - -
Imaginary part (X) of Z in Ohms --- --
-
determined - -- Zline -- -
- - - - -
by the → ^ ^- ^ --- --
^ ^ ^- ^ -- -
0.2 setting - ^ ^ ^ ^ -
- ^ ^ ^ --- ^ -
---
ReachZ1 - -- ^ ^ ^-
--- Ztr
- -- -- - R
0 - Zone 1 -- --
- -
-- relay -
- -- 120° -- Z(R,X) -
- -- --- -
-- ← Z-line -
-0.2 - -- Zgen -- -
- -- --- -
limit-of-reach → - -- -- -
-- -- ← Lens is- the locus
circle depends on -
- -- ---- of constant
- rotor (power)
-0.4 --
the position of the - -- --- - e.g. 120°.
- - --- - -- angle,-
points SE and RE - - - - - - - - -Lens' width determined
SE
-0.6 by the setting StartAngle
ReverseZ
ReverseZ(ReverseR, ReverseX)) ForwardZ(ForwardR, ForwardX)
SE RE
IEC10000113-2-en.vsd
IEC10000113 V2 EN-US
The out-of-step relay, as in Figure 230 looks into the system and the impedances in that
direction are forward impedances:
Resistances are much smaller than reactances, but in general can not be neglected. The ratio
(ForwardX + ReverseX) / (ForwardR + ReverseR) determines the inclination of the Z-line,
connecting the point SE (Sending End) and RE (Receiving End), and is typically approximately
85 degrees. While the length of the Z-line depends on the values of ForwardX, ReverseX,
ForwardR, and ReverseR, the width of the lens is a function of the setting StartAngle .The lens
is broader for smaller values of the StartAngle , and becomes a circle for StartAngle = 90
degrees.
When the complex impedance Z(R, X) enters the lens, pole slipping is imminent, and a start
signal is issued. The angle recommended to form the lens is 110 or 120 degrees, because it is
this rotor (power) angle where problems with dynamic stability usually begin. Rotor (power)
angle 120 degrees is sometimes called “the angle of no return” because if this angle is reached
under generator power swings, the generator is most likely to lose step.
An out-of-step condition is characterized by periodic changes of the rotor angle, that leads to
a wild flow of the synchronizing power; so there are also periodic changes of rotational speed,
currents and voltages. When displayed in the complex impedance plane, these changes are
characterized by a cyclic change in the complex load impedance Z(R, X) as measured at the
terminals of the generator, or at the location of the instrument transformers of a power line
connecting two power sub-systems. This was shown in Figure 226. When a synchronous
machine is out-of-step, pole-slips occur. To recognize a pole-slip, the complex impedance
Z(R,X) must traverse the lens from right to left in case of a generator and in the opposite
direction in case of a motor. Another requirement is that the travel across the lens takes no
less than a specific minimum traverse time, typically 40...60 milliseconds. The above timing is
used to discriminate a fault from an out-of-step condition. In Figure 226, some important
points on the trajectory of Z(R, X) are designated. Point 0: the pre-fault, normal load Z(R, X).
Point 1: impedance Z under a three-phase fault with low fault resistance: Z lies practically on,
or very near, the Z-line. Transition of the measured Z from point 0 to point 1 takes app. 20 ms,
due to Fourier filters. Point 2: Z immediately after the fault has been cleared. Transition of the
measured Z from point 1 to point 2 takes approximately 20 ms, due to Fourier filters. The
complex impedance then travels in the direction from the right to the left, and exits the lens on
the opposite side. When the complex impedance exits the lens on the side opposite to its
entrance, the 1st pole-slip has already occurred and more pole-slips can be expected if the
generator is not disconnected. Figure 226 shows two pole-slips. Figures like Figure 226 and
Figure 228 are always possible to draw by means of the analog output data from the pole-slip
function, and are of great help with eventual investigations of the performance of the out-of-
step function.
A pole-slip may be detected if it has a slip frequency lower than a maximum value fsMax. The
specific value of fsMax depends on the setting (parameter) StartAngle (which determines the
width of the lens characteristic). A parameter in this calculation routine is the value of the
minimum traverse time, traverseTimeMin. The minimum traverse time is the minimum time
that the travel of the complex impedance Z(R, X) through the lens, from one side to the other,
must last in order to recognize that a pole-slip has occurred. The value of the internal constant
traverseTimeMin is a function of the set StartAngle.For values of StartAngle <= 110°,
traverseTimeMin = 50 ms. For values StartAngle > 110°, traverseTimeMin = 40 ms. The
expression which relates the maximum slip frequency fsMax and the traverseTimeMin is as
follows:
The minimum value of fsMax is 6.994 Hz. When StartAngle = 110 degrees, fsMax = 7.777 Hz. This
implies, that the default StartAngle = 110 degrees covers 90% of cases as, the typical final slip
frequency is between 2 - 5Hz. In practice, however, before the slip frequency, for example 7.777
Hz, is reached, at least three pole-slips have occurred. In other words, if we consider a linear
increase of frequency from 50 Hz to 57.777 Hz, at least three pole-slips will occur (in fact:
(57.777 - 50) / 2 = 3.889). The exact instantaneous slip-frequency expressed in Hz
(corresponding to number of pole slips per second) is difficult to calculate. The easiest and
most exact method is to measure time between two successive pole slips. This means that,
the instantaneous slip-frequency is measured only after the second pole-slip, if the protected
machine is not already disconnected after the first pole-slip. The measured value of
slipsPerSecond (SLIPFREQ) is equal to the average slip-frequency of the machine between the
last two successive pole-slips.
Although out-of-step events are relatively rare, the out-of-step protection should take care of
the circuit breaker health. The electromechanical stress to which the breaker is exposed shall
be minimized. The maximum currents flowing under out-of-step conditions can be even
greater that those for a three-phase short circuit on generator terminals; see Figure 232. The
currents flowing are highest at rotor angle 180 degrees, and smallest at 0 degrees, where
relatively small currents flow. To open the circuit breaker at 180 degrees, when not only the
currents are highest, but the two internal (that is, induced) voltages at both ends are in
opposition, could be fatal for the circuit breaker. There are two methods available in order to
minimize the stress; the second method is more advanced than the first one.
the circle. By that time the relay logic had already ascertained the loss of step, and the general
decision to trip the generator has already been taken.
X[Ohm]
0.6 trip RE - Receiving End (infinite bus)
region
loci of Z(R, X)
0.4 3
Imaginary part (X) of Z in Ohms →
no trip
region 1
here rotor here
0.2 2
angle rotor angle
is -90° no trip is +90°
rotor angle
region
= ±180°
0 no trip
relay
region R[Ohm]
inside ← Z - line connects
points SE & RE
-0.2 circle
← this circle
is loci of
outside the
the rotor
-0.4 circle is the trip
angle = 90°
region for
TripAngle <= 90° SE - Sending End (generator)
Figure 231: The imaginary offset Mho circle represents loci of the impedance Z(R, X) for
which the rotor angle is 90 degrees
35
very high currents due
← rotor angle
0
angle towards 0°
-5
0 200 400 600 800 1000 1200
Time in milliseconds →
IEC10000115-1-en.vsd
IEC10000115 V1 EN-US
Figure 232: Trip initiation when the break-time of the circuit breaker is known
At every execution of the function the following is calculated: active power P, reactive power Q,
rotor angle ROTORANG, quantity UCOSPHI, the positive-sequence current CURRENT and voltage
VOLTAGE. All other quantities, that can as well be read as outputs, are only calculated if the Z(R,
X) enters the limit of reach zone, which is a circle in the complex (R – X) plane. When the
complex impedance Z(R, X) enters the limit-of-reach region, the algorithm:
• determines in which direction the impedance Z moves, that is, the direction the lens is
traversed
• measures the time taken to traverse the lens from one side to the other one
If the traverse time is more than the limit 40 or 50 ms, a pole-slip is declared. If the complex
impedance Z(R, X) exits the lens on the same side it entered, then it is a stable case and the
protected machine is still in synchronism. If a pole-slip has been detected, then it is
determined in which zone the centre of oscillation is located. If the number of actual pole-slips
exceeds the maximum number of allowed pole-slips in either of the zones, a trip command is
issued taking care of the circuit breaker safety.
R R
UPSRE Calculation of X X
UPSIM R and X parts
of the complex Z(R,X)
UPSMAG
positive-
IPSRE
sequence Z(R,X) NO
IPSIM
impedance within limit of Return
Z(R, X) reach?
YES UCOSPHI
Z(R,X) ROTORANG
within lens NO
Function alert
characteristic?
SLIPFREQ
YES GENMODE
Z(R,X) MOTMODE
LEFT Z(R,X) RIGHT NO
exited lens
entered lens
on the left- hand
from?
Motor losing Generator losing side?
step ? step ?
YES
Was
traverse time NO
more than
Calculation of 50 ms?
P
positive- sequence YES (pole- slip!)
active power P, Q TRIP
>= 1
reactive power Q, Number
ZONE 2 NO
rotor angle UCOSPHI
of pole- slips
ROTORANG exceeded in TRIPZ1
a zone? Open
and
ROTORANG circuit
UCOSPHI ZONE 1 TRIPZ2
breaker
safely
IEC10000116-3-en.vsd
IEC10000116 V3 EN-US
8.18.1 Identification
SEMOD151937-2 v2
The Phase preference logic function PPLPHIZ is intended to be used in isolated or high
impedance earthed networks where there is a requirement to operate on only one of the faulty
lines during a cross-country fault. It can be used without preference to restrain operation for
single earth faults with a delayed zero-sequence current release.
For cross-country faults, the logic selects either the leading or lagging phase-earth loop for
measurement. It initiates operation on the preferred fault based on the selected phase
preference. A number of different phase preference combinations are available for selection.
PPLPHIZ provides an additional phase selection criteria, namely under voltage criteria, suitable
for cross-country faults. In radial networks, where there is no fault current in the phase with
the external fault, current or impedance based phase selection methods become ineffective.
Hence, only voltage can be used for phase selection. The phase selection result will be the
same for all bays on a bus since the voltage is the same, which is an important condition for
operating with phase preference.
PPLPHIZ
I3P* START
U3P* ZREL
BLOCK
RELL1N
RELL2N
RELL3N
STCND
IEC07000029-2-en.vsd
IEC07000029 V2 EN-US
PID-6808-INPUTSIGNALS v2
PID-6808-OUTPUTSIGNALS v2
PID-6808-SETTINGS v2
PPLPHIZ is connected between the Distance protection zones ZMQPDIS and ZMQAPDIS and
Phase selection FDPSPDIS, see Figure 235. Depending on the setting, the original phase
selection will be supplemented with an additional voltage based phase selection inside
PPLPHIZ and then filtered through the phase preference logic in order to release only the
preferred phases of the distance zones.
ZMQAPDIS
FDPSPDIS
W2_CT_B_I3P I3P* TRIP
I3P* TRIP
W2_VT_B_U3P U3P* TRL1
U3P* START FALSE BLOCK TRL2
BLOCK STFWL1 PHS_L1 W2_FSD1-BLKZ VTSZ TRL3
DIRCND STFWL2 PHS_L2 FALSE BLKTR START
STFWL3 PHS_L3 STCND STL1
STFWPE
DIRCND STL2
STRVL1
STL3
STRVL2
STND
STRVL3
STRVPE
STNDL1 ZMQPDIS
STNDL2 I3P* TRIP
W2_CT_B_I3P
STNDL3 U3P* TRL1
W2_VT_B_U3P
STNDPE FALSE BLOCK TRL2
STFW1PH VTSZ TRL3
W2_FSD1-BLKZ
STFW2PH BLKTR START
FALSE
STFW3PH
STCND STL1
STPE DIRCND STL2
STPP STL3
STCNDZ STND
STCNDLE
PPLPHIZ
W2_CT_B_I3P I3P* START
W2_VT_B_U3P U3P* ZREL
FALSE BLOCK
FALSE RELL1N
FALSE RELL2N
FALSE RELL3N
STCND
IEC06000552-3-en.vsd
IEC06000552 V3 EN-US
The fundamental start criterion for a cross-country fault is a continuous residual current (3I0)
above setting level IN>.
Transient residual currents associated with single phase fault inception are not allowed to
release the distance protection. This is taken care of by a time-on-delay tIN, which should be
set longer than the expected duration of the transient.
If a single phase fault remains for some time, it is possible to bypass the tIN time delay, since
the next fault event is expected to be a two-phase fault. The criterion for this bypass is that
the residual voltage is greater than setting level 3U0> for a time longer than setting tUN. The
time-off-delay tOffUN is used to make sure that the bypass is steady during the cross-country
fault.
The time delay for residual current start is also bypassed as soon as two low voltages are
detected during the cross-country fault (startUPP). See Figure 236.
startUPP
OR
tUN tOffUN
3U0 > 3U0> t t
(Non delayed IN start)
AND
tIN startIN
OR
3I0>IN> t
IEC16000018-1-en.vsdx
IEC16000018 V1 EN-US
During a cross-country fault, the phase with an external fault typically does not carry any fault
current, which will make it difficult for a conventional phase selection function to detect the
fault. Therefore, PPLPHIZ function provides an additional phase selection based on voltage.
AND startUL1L2
OR
AND startUL2L3
OR
startUL1
OR
AND startUL3L1
ULxLy < UPP< OR
startUL2
L1L2 OR
L2L3
startUL3
L3L1 OR
IEC16000019-1-en.vsdx
IEC16000019 V1 EN-US
startUL1
AND
startUL2
startUPP
AND OR
startUL3
AND
OperMode = No Filter
OR
AND
OperMode = NoPref
OR
RELL1N startL1
OR
OR
RELL2N startL2
OR
OR
RELL3N startL3
OR
OR
L1N
L2N
L3N
STCND Integer L1L2 zrelL1L2
to Bool
L2L3 zrelL2L3
L3L1 zrelL3L1
IEC16000105-1-en.vsdx
IEC16000105 V1 EN-US
The different operating modes (selected with OperMode setting) determine how the internal
status is used to release the phases of the connected distance protection.
No Filter mode is equivalent to connecting the phase selection directly to the distance
protection.
startL1 zrelL1
startL2 zrelL2
startL3 zrelL3
IEC16000106-1-en.vsdx
IEC16000106 V1 EN-US
startL1
zrelL1
AND
startL2
zrelL2
AND
startL3
zrelL3
AND
startIN
IEC16000107-1-en.vsdx
IEC16000107 V1 EN-US
A logic is also included to handle the special case where only one start (startL1-3) is present.
The internal under-voltage phase selection always issues a release in at least two phases, but
the inputs RELL1-3N can be activated with some time apart. If no measures are taken, the
phase activated first will pass through the preference scheme and release the distance
protection. Since it could a be non-preferred phase, a time delay of 40 ms is provided to
release if only one phase is detected, in order to wait for the second phase to be activated. If
no second phase is detected within 40 ms, the single phase is released without preference.
• All three phases are involved in the fault and a cyclic scheme is selected
• No faulty phase can be detected due to an insufficient voltage drop
In both cases, no release signals come from the phase preference scheme. For these cases, an
additional logic is provided that releases all phases if there is no output from the preference
scheme after 40 ms from the activation of the residual current start.
Hence, if there is a residual current start, it is guaranteed that the distance protection is
released in at least one phase. This is valid for all phase preference schemes.
Preference
OperMode Scheme
Sheme
startL1 prefL1
INL1 OUTL1
startL2 prefL2
INL2 OUTL2
startL3 INL3 OUTL3
prefL3
More
than
one stIN
AND
true
startIN
40 ms
stIN40ms
t
IEC16000023-1-en.vsdx
IEC16000023 V1 EN-US
prefL1
OR zrelL1
AND
prefL2
OR zrelL2
AND
prefL3
OR zrelL3
AND
OR
AND
stIN40ms
stIN OR
IEC16000024-1-en.vsdx
IEC16000024 V1 EN-US
Table 235: Preferred phase for each cross-country fault type and operating mode
Operating mode start in L1 & L2 start in L2 & L3 start in L3 & L1
1231c L1 L2 L3
1321c L2 L3 L1
123a L1 L2 L1
132a L1 L3 L1
213a L2 L2 L1
231a L2 L2 L3
312a L1 L3 L3
321a L2 L3 L3
All loop releasing signals are gathered in the binary coded integer output ZREL. The value of
ZREL can be calculated according to Equation 101.
The BLOCK input will only block the enabling signals for phase-to-earth loops,
phase-to-phase loops are still released. The PPLPHIZ is designed not to have
any influence on the phase-to-phase loops of the distance protection.
startU
AND
zrelL1
AND
zrelL2
AND L1N
zrelL3 L2N
AND L3N
Bool to ZREL
zrelL1L2 L1L2 Integer
zrelL2L3 L2L3
BLOCK zrelL3L1 L3L1
IEC16000108-1-en.vsdx
IEC16000108 V1 EN-US
8.19.1 Identification
GUID-850E4134-E912-45EC-981E-E1A2C12A91A8 v1
The Phase preference logic function (PPL2PHIZ) is used with the high speed distance
protection, quad and mho characteristic (ZMFPDIS). It is intended to be used in isolated or
high impedance earthed networks where there is a requirement to operate on only one of the
faulty lines during a cross-country fault. It can be used without preference to restrain
operation for single earth faults with a delayed zero-sequence current release.
For cross-country faults, the logic selects either the leading or lagging phase-earth loop for
measurement. It initiates operation on the preferred fault based on the selected phase
preference. A number of different phase preference combinations are available for selection.
PPL2PHIZ provides an additional phase selection criteria, namely under voltage criteria,
suitable for cross-country faults. In radial networks, where there is no fault current in the
phase with the external fault, current or impedance based phase selection methods become
ineffective. Hence, only voltage can be used for phase selection. The phase selection result will
be the same for all bays on a bus since the voltage is the same, which is an important
condition for operating with phase preference.
PPL2PHIZ
I3P* START
U3P* ZREL
BLOCK
RELL1N
RELL2N
RELL3N
IEC16000016-1-en.vsdx
IEC16000016 V1 EN-US
8.19.4 Signals
PID-6809-INPUTSIGNALS v2
PID-6809-OUTPUTSIGNALS v2
8.19.5 Settings
PID-6809-SETTINGS v2
The PPL2PHIZ function releases the phase selection inside the distance protection, see Figure
245.
The phase selection inside the distance protection has to detect the fault
before an operation from the distance zones can be achieved, even when the
distance protection is released by PPL2PHIZ.
PPL2PHIZ ZMFPDIS
Phase
Phase selection
preference
Zone1
L1N relcndphs TRZ1
L1N bitwise enable
L2N AND
L2N
L3N Zone2
L3N Bool to ZREL bitwise
TRUE L1L2 Integer AND
enable
RELCNDZ1
TRUE L2L3
Zone3
TRUE L3L1 RELCNDZ2 bitwise
enable
AND
RELCNDZ3
Zone4
RELCNDZ4 bitwise
enable
TRZ4
AND
RELCNDZ5 Zone5
bitwise
enable
TRZ5
RELCNDZRV AND
ZoneRV
bitwise
enable
TRZRV
AND
IEC16000017-1-en.vsdx
IEC16000017 V1 EN-US
The fundamental start criterion for a cross-country fault is a continuous residual current (3I0)
above setting level IN>.
Transient residual currents associated with single phase fault inception are not allowed to
release the distance protection. This is taken care of by a time-on-delay tIN, which should be
set longer than the expected duration of the transient.
If a single phase fault remains for some time, it is possible to bypass the tIN time delay, since
the next fault event is expected to be a two-phase fault. The criterion for this bypass is that
the residual voltage is greater than setting level 3U0> for a time longer than setting tUN. The
time-off-delay tOffUN is used to make sure that the bypass is steady during the cross-country
fault.
The time delay for residual current start is also bypassed as soon as two low voltages are
detected during the cross-country fault (startUPP). See Figure 246.
startUPP
OR
tUN tOffUN
3U0 > 3U0> t t
(Non delayed IN start)
AND
tIN startIN
OR
3I0>IN> t
IEC16000018-1-en.vsdx
IEC16000018 V1 EN-US
During a cross-country fault, the phase with an external fault typically does not carry any fault
current, which will make it difficult for a conventional phase selection function to detect the
fault. Therefore, PPL2PHIZ function provides an additional phase selection based on voltage.
AND startUL1L2
OR
AND startUL2L3
OR
startUL1
OR
AND startUL3L1
ULxLy < UPP< OR
startUL2
L1L2 OR
L2L3
startUL3
L3L1 OR
IEC16000019-1-en.vsdx
IEC16000019 V1 EN-US
startUL1
AND
startUL2
startUPP
AND OR
startUL3
AND
OperMode = No Filter
OR
OperMode = NoPref
startL1
RELL1N OR
startL2
RELL2N OR
startL3
RELL3N OR
IEC16000020-1-en.vsdx
IEC16000020 V1 EN-US
The different operating modes (selected with OperMode setting) determine how the internal
status is used to release the phases of the connected distance protection.
TRUE zrelL1
TRUE zrelL2
TRUE zrelL3
IEC16000021-1-en.vsdx
IEC16000021 V1 EN-US
TRUE
zrelL1
AND
TRUE
zrelL2
AND
TRUE
zrelL3
AND
startIN
IEC16000022-1-en.vsdx
IEC16000022 V1 EN-US
A logic is also included to handle the special case where only one start (startL1-3) is present.
The internal under-voltage phase selection always issues a release in at least two phases, but
the inputs RELL1-3N can be activated with some time apart. If no measures are taken, the
phase activated first will pass through the preference scheme and release the distance
protection. Since it could a be non-preferred phase, a time delay of 40 ms is provided to
release if only one phase is detected, in order to wait for the second phase to be activated. If
no second phase is detected within 40 ms, the single phase is released without preference.
• All three phases are involved in the fault and a cyclic scheme is selected
• No faulty phase can be detected due to an insufficient voltage drop
In both cases, no release signals come from the phase preference scheme. For these cases, an
additional logic is provided that releases all phases if there is no output from the preference
scheme after 40 ms from the activation of the residual current start.
Hence, if there is a residual current start, it is guaranteed that the distance protection is
released in at least one phase. This is valid for all phase preference schemes.
Preference
OperMode Scheme
Sheme
startL1 prefL1
INL1 OUTL1
startL2 prefL2
INL2 OUTL2
startL3 INL3 OUTL3
prefL3
More
than
one stIN
AND
true
startIN
40 ms
stIN40ms
t
IEC16000023-1-en.vsdx
IEC16000023 V1 EN-US
prefL1
OR zrelL1
AND
prefL2
OR zrelL2
AND
prefL3
OR zrelL3
AND
OR
AND
stIN40ms
stIN OR
IEC16000024-1-en.vsdx
IEC16000024 V1 EN-US
Table 241: Preferred phase for each cross-country fault type and operating mode
Operating mode start in L1 & L2 start in L2 & L3 start in L3 & L1
1231c L1 L2 L3
1321c L2 L3 L1
123a L1 L2 L1
132a L1 L3 L1
213a L2 L2 L1
Table continues on next page
All loop releasing signals are gathered in the binary coded integer output ZREL. The value of
ZREL can be calculated according to Equation 102.
The phase-to-phase loops are always released, that is, the value of ZREL will
always be at least 8+16+32=56. For example:
If only L1N is active, then the value is 1+56=57
If start L1N and L3N are active, then the value is 1+4+56=61
The BLOCK input will only block the enabling signals for phase-to-earth loops,
phase-to-phase loops are still released. The PPL2PHIZ is designed not to have
any influence on the phase-to-phase loops of the distance protection.
startU
AND
zrelL1
AND
zrelL2
AND L1N
zrelL3 L2N
AND L3N
Bool to ZREL
TRUE L1L2 Integer
TRUE L2L3
BLOCK TRUE L3L1
IEC16000025-1-en.vsdx
IEC16000025 V1 EN-US
9.1.1 Identification
M14880-1 v5
SYMBOL-Z V1 EN-US
The instantaneous three phase overcurrent (PHPIOC) function has a low transient overreach
and short tripping time to allow use as a high set short-circuit protection function.
PHPIOC
I3P* TRIP
BLOCK TRL1
ENMULT TRL2
TRL3
IEC04000391-2-en.vsd
IEC04000391 V2 EN-US
PID-6914-INPUTSIGNALS v3
PID-6914-OUTPUTSIGNALS v3
PID-6914-SETTINGS v3
The sampled analogue phase currents are pre-processed in a discrete Fourier filter (DFT)
block. The RMS value of each phase current is derived from the fundamental frequency
components, as well as sampled values of each phase current. These phase current values are
fed to the instantaneous phase overcurrent protection 3-phase output function PHPIOC. In a
comparator the RMS values are compared to the set operation current value of the function
(IP>>).
If a phase current is larger than the set operation current a signal from the comparator for this
phase is set to true. This signal will, without delay, activate the output signal TRLn (n=1,2,3) for
this phase and the TRIP signal that is common for all three phases.
There is an operation mode (OpMode) setting: 1 out of 3 or 2 out of 3. If the parameter is set to
1 out of 3, any phase trip signal will be activated. If the parameter is set to 2 out of 3, at least
two phase signals must be activated for trip.
There is also a possibility to activate a preset change of the set operation current (StValMult)
via a binary input (ENMULT). In some applications the operation value needs to be changed,
for example, due to transformer inrush currents.
The operation current value IP>>, is limited to be between IP>>Max and IP>>Min. The default
values of the limits are the same as the setting limits for IP>>, and the limits can only be used
for reducing the allowed range of IP>>. This feature is used when remote setting of the
operation current value is allowed, making it possible to ensure that the operation value used
is reasonable. If IP>> is set outside IP>>Max and IP>>Min, the closest of the limits to IP>> is
used by the function. If IP>>Max is smaller then IP>>Min, the limits are swapped. The principle
of the limitation is shown in Figure 255.
IP>>Max
MAX hi
u y
IP>>_used
IP>>
MIN lo
IP>>Min
IEC17000016-1-en.vsdx
IEC17000016 V1 EN-US
M12336-1 v13
9.2.1 Identification
M14885-1 v6
TOC-REVA V2 EN-US
Directional phase overcurrent protection, four steps (OC4PTOC) has an inverse or definite
time delay for each step.
All IEC and ANSI inverse time characteristics are available together with an optional user
defined time characteristic.
The directional function needs voltage as it is voltage polarized with memory. The function can
be set to be directional or non-directional independently for each of the steps.
A second harmonic blocking level can be set for the function and can be used to block each
step individually.
OC4PTOC
I3P* TRIP
U3P* TR1
BLOCK TR2
BLKTR TR3
BLKST1 TR4
BLKST2 TRL1
BLKST3 TRL2
BLKST4 TRL3
ENMULT1 TR1L1
ENMULT2 TR1L2
ENMULT3 TR1L3
ENMULT4 TR2L1
TR2L2
TR2L3
TR3L1
TR3L2
TR3L3
TR4L1
TR4L2
TR4L3
START
ST1
ST2
ST3
ST4
STL1
STL2
STL3
ST1L1
ST1L2
ST1L3
ST2L1
ST2L2
ST2L3
ST3L1
ST3L2
ST3L3
ST4L1
ST4L2
ST4L3
ST2NDHRM
DIRL1
DIRL2
DIRL3
STDI RCND
IEC06000187-4-en.vsdx
IEC06000187 V4 EN-US
9.2.4 Signals
PID-6973-INPUTSIGNALS v3
PID-6973-OUTPUTSIGNALS v3
9.2.5 Settings
PID-6973-SETTINGS v3
Directional phase overcurrent protection, four steps OC4PTOC is divided into four different
sub-functions. For each step x , where x is step 1, 2, 3 and 4, an operation mode is set by
DirModex: Off/Non-directional/Forward/Reverse.
4 step overcurrent
Direction dirPh1Flt element faultState
faultState
Element One element for each
dirPh2Flt step
I3P dirPh3Flt START
U3P
TRIP
Harmonic harmRestrBlock
Restraint
Element
enableDir
Mode Selection
enableStep1-4
DirectionalMode1-4
IEC05000740-3-en.vsdx
IEC05000740 V3 EN-US
Using a parameter setting MeasType within the general settings for the function OC4PTOC, it
is possible to select the type of the measurement used for all overcurrent stages. Either
discrete Fourier filter (DFT) or true RMS filter (RMS) can be selected.
If the DFT option is selected, only the RMS value of the fundamental frequency component of
each phase current is derived. The influence of the DC current component and higher harmonic
current components are almost completely suppressed. If the RMS option is selected, then the
true RMS value is used. The true RMS value includes the contribution from the current DC
component as well as from the higher current harmonic in addition to the fundamental
frequency component.
In a comparator, the DFT or RMS values are compared to the set operation current value of the
function (I1>, I2>, I3> or I4>) for each phase current. If a phase current is larger than the set
operation current, outputs START, STx, STL1, STL2 and STL3 are activated without delay.
Output signals STL1, STL2 and STL3 are common for all steps. This means that the lowest set
step will initiate the activation. The START signal is common for all three phases and all steps.
It shall be noted that the selection of measured value (DFT or RMS) do not influence the
operation of directional part of OC4PTOC.
Service values for individually measured phase currents are available on the local HMI for
OC4PTOC function, which simplifies testing, commissioning and in service operational
checking of the function.
A harmonic restrain of the function can be chosen. A set 2nd harmonic current in relation to
the fundamental current is used.
The function can be directional.The direction of a fault is given as the current angle in relation
to the voltage angle. The fault current and fault voltage for the directional function are
dependent on the fault type. The selection of the measured value (DFT or RMS) does not
influence the operation of the directional part of OC4PTOC. To enable directional
measurement at close-in faults, causing a low measured voltage, the polarization voltage is a
combination of the apparent voltage (85%) and a memory voltage (15%). The following
combinations are used.
U refL1L 2 = U L1 - U L 2 I dirL1L 2 = I L1 - I L 2
EQUATION1449 V1 EN-US (Equation 103)
U refL 2 L 3 = U L 2 - U L 3 I dirL 2 L 3 = I L 2 - I L 3
EQUATION1450 V1 EN-US (Equation 104)
U refL 3 L1 = U L 3 - U L1 I dirL 3 L1 = I L 3 - I L1
EQUATION1451 V1 EN-US (Equation 105)
U refL1 = U L1 I dirL1 = I L1
EQUATION1452 V1 EN-US (Equation 106)
U refL 2 = U L 2 I dirL 2 = I L 2
EQUATION1453 V1 EN-US (Equation 107)
U refL 3 = U L 3 I dirL 3 = I L 3
EQUATION1454 V1 EN-US (Equation 108)
The polarizing voltage is available as long as the positive-sequence voltage exceeds 5% of the
set base voltage UBase. So the directional element can be used for all unsymmetrical faults
including close-in faults.
For close-in three-phase faults, the U1L1M memory voltage, based on the same positive
sequence voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
• If the current is still above the set value of the minimum operating current (7% of the set
terminal rated current IBase), the condition seals in.
The directional setting is given as a characteristic angle AngleRCA for the function and an
angle window ROADir.
Reverse
Uref
RCA
ROA
ROA Forward
Idir
en05000745.vsd
IEC05000745 V1 EN-US
A minimum current for the directional phase start current signal can be set. IMinOpPhSel is the
start level for the directional evaluation of IL1, IL2 and IL3. The directional signals release the
overcurrent measurement in the respective phases if their current amplitudes are higher than
the start level (IMinOpPhSel) and the direction of the current is according to the set direction
of the step.
If no blocking signals are active, the start signal will start the timer of the steps. The time
characteristic for each step can be chosen as definite time delay or an inverse time delay
characteristic. A wide range of standardized inverse time delay characteristics is available. It is
also possible to create a tailor made time characteristic.
The possibilities for inverse time characteristics are described in section "Inverse
characteristics".
Characteristx=DefTime
|IOP| AND
tx TRx
a OR
a>b
Ix> b
AND
STx
txmin
BLKSTx AND
BLOCK
Inverse
Characteristx=Inverse
DirModex=Off OR STAGEx_DIR_Int
DirModex=Non-directional
DirModex=Forward
AND OR
FORWARD_Int
DirModex=Reverse
AND
REVERSE_Int
IEC12000008.vsd
IEC12000008.vsd
IEC12000008 V2 EN-US
I3P
DFWDLx
U3P DFWDLxx
DREVLx
Directional
Element
AngleRCA DREVLxx FORWARD_int
Directional
AngleROA Release REVERSE_int
Block
STLx
Greater
IMinOpPhSel Comparator
x‐ means three phases 1,2 and 3
xx – means phase to phase 12,23,31
IEC15000266-2-en.vsdx
IEC15000266 V2 EN-US
The operation current value Ix>, is limited to be between Ix>Max and Ix>Min. The default values
of the limits are the same as the setting limits for Ix>, and the limits can only be used for
reducing the allowed range of Ix>. This feature is used when remote setting of the operation
current value is allowed, making it possible to ensure that the operation value used is
reasonable. If Ix> is set outside Ix>Max and Ix>Min, the closest of the limits to Ix> is used by
the function. If Ix>Max is smaller then Ix>Min, the limits are swapped. The principle of the
limitation is shown in Figure 261.
Ix>Max
MAX hi
u y
Ix>_used
Ix>
MIN lo
Ix>Min
IEC17000018-1-en.vsdx
IEC17000018 V1 EN-US
The STDIRCND output provides an integer signal that depends on the start and directional
evaluation and is derived from a binary coded signal as described in Table 256.
All four steps in OC4PTOC can be blocked from the binary input BLOCK. The binary input
BLKSTx (x=1, 2, 3 or 4) blocks the operation of the respective step.
The start signals from the function can be blocked by the binary input BLKST.The trip signals
from the function can be blocked by the binary input BLKTR.
GUID-E3980B2D-EEDA-4BF1-A07D-E7B721130554 v6
A harmonic restrain of the directional phase overcurrent protection function OC4PTOC can be
chosen. If the ratio of the 2nd harmonic component in relation to the fundamental frequency
component in a phase current exceeds the preset level defined by the parameter 2ndHarmStab
setting, any of the four overcurrent stages can be selectively blocked by the parameter
HarmBlockx setting. When the 2nd harmonic restraint feature is active, the OC4PTOC function
output signal ST2NDHRM will be set to the logical value one.
BLOCK
a
a>b
0.07*IBase b
a
a>b
b
Extract second AND
IOP
harmonic current a
a>b
component b
2ndH_BLOCK_Int
Extract
fundamental
current component
X
2ndHarmStab
IEC13000014-2-en.vsd
IEC13000014 V2 EN-US
When DirModex is set to Forward/Reverse and Ix> is set at its minimum value,
that is, 5.0% of IBase, the operation from the respective overcurrent step takes
place at 20.0% of IBase. This is done to avoid unintentional maloperations
during unbalanced loading conditions that might appear in power systems and
the unbalanced loading condition might lead to a neutral current in the range
of 10.0% to 15.0% of IBase.
Minimum operate time for inverse curves , (0.000-60.000) s ±0.2% or ±35 ms whichever is
step 1-4 greater
Inverse time characteristics, see 16 curve types See table 1150, table 1151 and
table 1150, table 1151 and table 1152 table 1152
Operate time, start non-directional at 0 to Min. = 15 ms -
2 x Iset
Max. = 30 ms
Reset time, start non-directional at 2 x Iset Min. = 15 ms -
to 0
Max. = 30 ms
Operate time, start non-directional at 0 to Min. = 5 ms -
10 x Iset Max. = 20 ms
9.3.1 Identification
M14887-1 v4
IEF V1 EN-US
The Instantaneous residual overcurrent protection (EFPIOC) has a low transient overreach and
short tripping times to allow the use for instantaneous earth-fault protection, with the reach
limited to less than the typical eighty percent of the line at minimum source impedance.
EFPIOC is configured to measure the residual current from the three-phase current inputs and
can be configured to measure the current from a separate current input.
EFPIOC
I3P* TRIP
BLOCK
BLKAR
ENMULT
IEC06000269-3-en.vsdx
IEC06000269 V3 EN-US
PID-6915-INPUTSIGNALS v4
PID-6915-OUTPUTSIGNALS v4
PID-6915-SETTINGS v4
The sampled analog residual currents are pre-processed in a discrete Fourier filter (DFT) block.
From the fundamental frequency components of the residual current, as well as from the
sample values the equivalent RMS value is derived. This current value is fed to the
Instantaneous residual overcurrent protection (EFPIOC). In a comparator the RMS value is
compared to the set operation current value of the function (IN>>).
If the residual current is larger than the set operation current a signal from the comparator is
set to true. This signal will, without delay, activate the output signal TRIP.
There is also a possibility to activate a preset change of the set operation current via a binary
input (enable multiplier ENMULT). In some applications the operation value needs to be
changed, for example, due to transformer inrush currents.
The operation current value IN>>, is limited to be between IN>>Max and IN>>Min. The default
values of the limits are the same as the setting limits for IN>>, and the limits can only be used
for reducing the allowed range of IN>>. This feature is used when remote setting of the
operation current value is allowed, making it possible to ensure that the operation value used
is reasonable. If IN>> is set outside IN>>Max and IN>>Min, the closest of the limits to IN>> is
used by the function. If IN>>Max is smaller then IN>>Min, the limits are swapped. The principle
of the limitation is shown in Figure 264.
IN>>Max
MAX hi
u y
IN>>_used
IN>>
MIN lo
IN>>Min
IEC17000015-1-en.vsdx
IEC17000015 V1 EN-US
EFPIOC function can be blocked from the binary input BLOCK. The trip signals from the
function can be blocked from the binary input BLKAR, that can be activated during single pole
trip and autoreclosing sequences.
M12340-2 v9
9.4.1 Identification
M14881-1 v6
Directional residual overcurrent protection, four steps (EF4PTOC) can be used as main
protection for phase-to-earth faults. It can also be used to provide a system back-up, for
example, in the case of the primary protection being out of service due to communication or
voltage transformer circuit failure.
EF4PTOC has an inverse or definite time delay independent for each step.
All IEC and ANSI time-delayed characteristics are available together with an optional user-
defined characteristic.
IDir, UPol and IPol can be independently selected to be either zero sequence or negative
sequence.
Directional operation can be combined together with the corresponding communication logic
in permissive or blocking teleprotection scheme. The current reversal and weak-end infeed
functionality are available as well.
The residual current can be calculated by summing the three-phase currents or taking the
input from the neutral CT.
EF4PTOC
I3P* TRIP
U3P* TRIN1
I3PPOL* TRIN2
I3PDIR* TRIN3
BLOCK TRIN4
BLKTR TRSOTF
BLKST1 START
BLKST2 STIN1
BLKST3 STIN2
BLKST4 STIN3
ENMULT1 STIN4
ENMULT2 STSOTF
ENMULT3 STFW
ENMULT4 STRV
CBPOS 2NDHARMD
CLOSECB
OPENCB
IEC06000424-5-en.vsdx
IEC06000424 V5 EN-US
PID-6967-INPUTSIGNALS v3
PID-6967-OUTPUTSIGNALS v3
PID-6967-SETTINGS v3
M13941-51 v7
This function has the following four analog inputs on its function block in the configuration
tool:
1. I3P, input used for the operating quantity. Supplies the zero-sequence magnitude
measuring functionality.
2. U3P, input used for the voltage polarizing quantity. Supplies either the zero or the
negative sequence voltage to the directional functionality
3. I3PPOL, input used for the current polarizing quantity. Provides polarizing current to the
directional functionality. This current is normally taken from the grounding of a power
transformer.
4. I3PDIR, input used for directional detection. Supplies either the zero or the negative
sequence current to the directional functionality.
These inputs are connected from the corresponding pre-processing function blocks in the
configuration tool in PCM600.
The function always uses residual current (3I0) for its operating quantity. The residual current
can be:
1. directly measured (when a dedicated CT input of the IED is connected in PCM600 to the
fourth analog input of the pre-processing block connected to EF4PTOC function input
I3P). This dedicated IED CT input can be, for example, connected to:
where:
IL1, IL2 and IL3 are fundamental frequency phasors of three individual phase currents.
The residual current is pre-processed by a discrete Fourier filter. Thus the phasor of the
fundamental frequency component of the residual current is derived. The phasor magnitude is
used within the EF4PTOC protection to compare it with the set operation current value of the
four steps (IN1>, IN2>, IN3> or IN4>).
If the residual current is larger than the set operation current and the step is used in non-
directional mode a signal from the comparator for this step is set to true. This signal will,
without delay, activate the output signal STINx (x=step 1-4) for this step and a common START
signal.
A polarizing quantity is used within the protection in order to determine the direction to the
earth fault (forward/reverse).
The function can be set to use voltage polarizing, current polarizing or dual polarizing.
Voltage polarizing
When voltage polarizing is selected, the protection will use the residual voltage -3U0 as the
polarizing quantity U3P.
1. directly measured (when a dedicated VT input of the IED is connected in PCM600 to the
fourth analog input of the pre-processing block connected to EF4PTOC function input
U3P). This dedicated IED VT input shall be then connected to the open delta winding of a
three-phase main VT.
2. calculated from three-phase voltage input within the IED (when the fourth analog input of
the pre-processing block, connected to EF4PTOC analog function input U3P, is NOT
connected to a dedicated VT input of the IED in PCM600). In such a case, the pre-
processing block will calculate -3U0 from the first three inputs into the pre-processing
block by using the following formula:
where:
UL1, UL2 and UL3 are fundamental frequency phasors of three individual phase voltages.
In order to use this, all three phase-to-earth voltages must be connected to three
IED VT inputs.
The residual voltage is pre-processed by a discrete fourier filter. Thus, the phasor of the
fundamental frequency component of the residual voltage is derived.
This phasor is used together with the phasor of the operating directional current, in order to
determine the direction to the earth fault (Forward/Reverse). In order to enable voltage
polarizing the magnitude of polarizing voltage shall be bigger than a minimum level defined by
setting parameter UPolMin.
It shall be noted that residual voltage (-3U0) or negative sequence voltage (-3U2) is used to
determine the location of the earth fault. This ensures the required inversion of the polarizing
voltage within the earth-fault function.
Current polarizing
When current polarizing is selected, the function will use an external residual current (3I0) as
the polarizing quantity IPol. This current can be:
1. directly measured (when a dedicated CT input of the IED is connected in PCM600 to the
fourth analog input of the pre-processing block, connected to EF4PTOC function input
I3PPOL). This dedicated IED CT input is then typically connected to one single current
transformer located between power system star point and earth (current transformer
located in the star point of a star connected transformer winding).
• For some special line protection applications, this dedicated IED CT input can be
connected to a parallel connection of current transformers in all three phases (Holm-
Green connection).
2. calculated from three phase current input within the IED (when the fourth analog input
into the pre-processing block, connected to EF4PTOC function analog input I3PPOL, is
NOT connected to a dedicated CT input of the IED in PCM600). In such case, the pre-
processing block will calculate 3I0 from the first three inputs into the pre-processing block
by using the following formula:
where:
IL1, IL2 and IL3 are fundamental frequency phasors of three individual phase currents.
The residual current is pre-processed by a discrete fourier filter. Thus the phasor of the
fundamental frequency component of the polarizing current is derived. This phasor is then
multiplied with the pre-set equivalent zero-sequence source impedance in order to calculate
the equivalent polarizing voltage UIPol in accordance with the following formula:
which will be then used, together with the phasor of the operating current, in order to
determine the direction to the earth fault (forward/reverse).
In order to enable current polarizing, the magnitude of the polarizing current shall be bigger
than a minimum level defined by setting parameter IPolMin.
Dual polarizing
When dual polarizing is selected, the function will use the vectorial sum of the voltage based
and current based polarizing in accordance with the following formula:
UPol and IPol can be either zero sequence component or negative sequence component
depending upon the user selection.
Then the phasor of the total polarizing voltage UTotPol will be used, together with the phasor
of the operating current, to determine the direction of the earth fault (forward/reverse).
The individual steps within the protection can be set as non-directional. When this setting is
selected, it is possible via the function binary input BLKSTx to provide external directional
control (that is, torque control) by, for example, using one of the following functions if
available in the IED:
Zero sequence components will be used for detecting directionality for the earth fault
function. In some cases, zero sequence quantities might detect directionality incorrectly. In
such a scenario, negative sequence quantities will be used. The user can select either zero
sequence components or negative sequence components for detecting directionality with the
parameter SeqTypeIPol. I3PDIR input is always connected to the same source as I3P input.
The base quantities are entered as global settings for all functions in the IED. Base current
(IBase) shall be entered as rated phase current of the protected object in primary amperes.
Base voltage (UBase) shall be entered as rated phase-to-phase voltage of the protected object
in primary kV.
Each overcurrent step uses operating quantity Iop (residual current) as the measuring
quantity. Each of the four residual overcurrent steps has the following built-in facilities:
INx>Max
MAX hi
u y
INx>_used
INx>
MIN lo
INx>Min
IEC17000017-1-en.vsdx
IEC17000017 V1 EN-US
Simplified logic diagram for one residual overcurrent step is shown in Figure 267.
BLKTR
EMULTX
IMinx Characteristx=DefTime
X T b
a>b
F a
tx TRINx
AND AND
|IOP|
a OR t
a>b
b
STINx
INxMult AND
X T
INx> F
AND Inverse
BLKSTx
AND
BLOCK Characteristx=Inverse
txmin
2ndHarm_BLOCK_Int
OR t
HarmRestrainx=Off
DirModex=Off OR STEPx_DIR_Int
DirModex=Non-directional
DirModex=Forward
AND OR
FORWARD_Int
DirModex=Reverse
AND
REVERSE_Int
IEC10000008.vsd
IEC10000008 V5 EN-US
Figure 267: Simplified logic diagram for residual overcurrent step x, where x = step 1, 2, 3 or 4
The protection can be completely blocked from the binary input BLOCK. Output signals for
respective step, and STINx and TRINx, can be blocked from the binary input BLKSTx. The trip
signals from the function can be blocked from the binary input BLKTR.
At least one of the four residual overcurrent steps shall be set as directional in
order to enable execution of the directional supervision element and the
integrated directional comparison function.
The protection has an integrated directional feature. As the operating quantity current Iop is
always used, the polarizing method is determined by the parameter setting polMethod. The
polarizing quantity will be selected by the function in one of the following three ways:
The operating and polarizing quantity are then used inside the directional element, as shown
in Figure 268, in order to determine the direction of the earth fault.
Operating area
STRV
0.6 * IN>DIR
Characteristic for reverse
release of measuring steps
-RCA -85 deg
Characteristic
for STRV 40% of
IN>DIR RCA +85 deg
RCA
65° Upol = -3U 0
STFW
I op = 3I0
Operating area
Characteristic
for STFW IEC11000243-1-en.ai
IEC11000243 V1 EN-US
Figure 268: Operating characteristic for earth-fault directional element using the zero
sequence components
The relevant setting parameters for the directional supervision element are:
• The directional element will be internally enabled to operate as soon as Iop is bigger than
40% of IN>Dir and the directional condition is fulfilled in the set direction.
• The relay characteristic angle AngleRCA, which defines the position of forward and reverse
areas in the operating characteristic.
1. STFW=1 when operating quantity magnitude Iop x cos(φ - AngleRCA) is bigger than
setting parameter IN>Dir and directional supervision element detects fault in forward
direction.
2. STRV=1 when operating quantity magnitude Iop x cos(φ - AngleRCA) is bigger than 60% of
setting parameter IN>Dir and directional supervision element detects fault in reverse
direction.
Simplified logic diagram for directional supervision element with integrated directional
comparison step is shown in Figure 269:
| IopDir |
a
a>b STRV
b AND
REVERSE_Int
0.6
X
a
a>b STFW
IN>Dir b AND
FORWARD_Int
X
0.4
FWD
AND FORWARD_Int
AngleRCA
polMethod=Voltage
OR
Characteristic
UPolMin
Directional
polMethod=Dual UPol IPolMin
T
I3PDIR
polMethod=Current 0.0 F
OR
UTotPol
IPol AND REVERSE_Int
T RVS
0.0 F
UIPol STAGE1_DIR_Int
RNPol Complex X T STAGE2_DIR_Int
XNPol Number 0.0 F STAGE3_DIR_Int OR
STAGE4_DIR_Int
BLOCK AND
IEC07000067-6-en.vsdx
IEC07000067 V6 EN-US
Figure 269: Simplified logic diagram for directional supervision element with integrated directional
comparison step
A harmonic restrain can be chosen for each step by a parameter setting HarmBlockx. If the
ratio of the 2nd harmonic component in relation to the fundamental frequency component in
the residual current exceeds the preset level (defined by parameter 2ndHarmStab), output
signal 2NDHARMD is set to logical value one and the harmonic restraining feature to the
function block will be applicable.
Blocking from the 2nd harmonic element activates if all of three criteria are satisfied:
In addition to the basic functionality explained above, the 2nd harmonic blocking can be set in
such way to seal-in until residual current disappears. This feature might be required to
stabilize EF4PTOC during switching of parallel transformers in the station. In case of parallel
transformers there is a risk of sympathetic inrush current. If one of the transformers is in
operation, and the parallel transformer is switched in, the asymmetric inrush current of the
switched-in transformer will cause partial saturation of the transformer already in service. This
is called transferred saturation. The 2nd harmonic of the inrush currents of the two
transformers is in phase opposition. The summation of the two currents thus gives a small 2nd
harmonic current. The residual fundamental current is however significant. The inrush current
of the transformer in service before the parallel transformer energizing, is a little delayed
compared to the first transformer. Therefore, we have high 2nd harmonic current component
initially. After a short period this current is however small and the normal 2nd harmonic
blocking resets. If the BlkParTransf function is activated, the 2nd harmonic restrain signal is
latched as long as the residual current measured by the relay is larger than a selected step
current level by using setting UseStartValue.
This feature has been called Block for Parallel Transformers. This 2nd harmonic seal-in feature
is activated when all of the following three conditions are simultaneously fulfilled:
Once Block for Parallel Transformers is activated, the basic 2nd harmonic blocking signal is
sealed-in until the residual current magnitude falls below a value defined by parameter setting
UseStartValue (see condition 3 above).
Simplified logic diagram for 2nd harmonic blocking feature is shown in Figure 270.
BLOCK
a
a>b
0.07*IBase b
a
a>b
b
Extract second AND
IOP
harmonic current a
a>b
component b
Extract
fundamental
current component
X
2ndHarmStab
q-1
t=70ms OR
t AND OR 2ndH_BLOCK_Int
BlkParTransf=On
a
a>b
b
UseStartValue
IN1>
IN2>
IN3>
IN4>
IEC13000015 V4 EN-US
Figure 270: Simplified logic diagram for 2nd harmonic blocking feature and Block for Parallel
Transformers feature
Integrated in the four step residual overcurrent protection are the switch on to fault logic
(SOTF) and the under-time logic. The setting parameter SOTF is set to activate SOTF, the
under-time logic or both. When the circuit breaker is closing there is a risk to close it onto a
permanent fault, for example during an autoreclosing sequence. The SOTF logic will enable
fast fault clearance during such situations. The time during which SOTF and under-time logics
will be active after activation is defined by the setting parameter t4U.
The SOTF logic uses the start signal from step 2 or step 3 for its operation, selected by setting
parameter StepForSOTF. The setting parameter ActivationSOTF can be set for activation of CB
position open change, CB position closed change or CB close command. In case of a residual
current start from step 2 or 3 (dependent on setting) the function will give a trip after a set
delay tSOTF. This delay is normally set to a short time (default 200 ms).
The under-time logic acts as a circuit breaker pole-discordance protection, but it is only active
immediately after breaker switching. The under-time logic can only be used in solidly or low
impedance grounded systems.
The under-time logic always uses the start signal from the step 4. The under-time logic will
normally be set to operate for a lower current level than the SOTF function. The under-time
logic can also be blocked by the 2nd harmonic restraint feature. This enables high sensitivity
even if power transformer inrush currents can occur at breaker closing. This logic is typically
used to detect asymmetry of CB poles immediately after switching of the circuit breaker. The
under-time logic is activated either from change in circuit breaker position or from circuit
breaker close and open command pulses. This selection is done by setting parameter
ActUnderTime. In case of a start from step 4 this logic will give a trip after a set delay
tUnderTime. This delay is normally set to a relatively short time (default 300 ms).
SOTF
200 ms
Open
t
t4U
200 ms
Closed
t ActivationSOTF
tSOTF
Close command AND
AND t
STIN2
StepForSOTF
STIN3
SOTF
BLOCK
OFF
SOTF
UNDERTIME TRIP
UnderTime
tUnderTime
SOTF or
2nd Harmonic AND
HarmResSOFT t UnderTime
OR
Open
Close OR
t4U
STIN4
IEC06000643-6-en.vsdx
IEC06000643 V6 EN-US
Figure 271: Simplified logic diagram for SOTF and under-time features
M13941-3 v6
Simplified logic diagram for the complete EF4PTOC function is shown in Figure 272:
harmRestrBlock
3I0 Harmonic
Restraint 1
Element TRIP
Blocking at parallel
transformers
SwitchOnToFault
TRSOTF
CB
DirMode pos
or cmd
enableDir
Mode
Selection enableStep1-4
DirectionalMode1-4
IEC06000376-4-en.vsdx
IEC06000376 V4 EN-US
M15223-1 v18
Minimum operate time for inverse curves, (0.000 - 60.000) s ±0.2% or ±35 ms whichever is
step 1-4 greater
Inverse time characteristics, see Table 16 curve types See Table 1150, Table 1151 and
1150, Table 1151 and Table 1152 Table 1152
Second harmonic blocking (5–100)% of fundamental ±2.0% of Ir
9.5.1 Identification
GUID-E1720ADA-7F80-4F2C-82A1-EF2C9EF6A4B4 v1
Four step directional negative phase sequence overcurrent protection (NS4PTOC) has an
inverse or definite time delay independent for each step separately.
All IEC and ANSI time delayed characteristics are available together with an optional user
defined characteristic.
NS4PTOC can be set directional or non-directional independently for each of the steps.
NS4PTOC can be used as main protection for unsymmetrical fault; phase-phase short circuits,
phase-phase-earth short circuits and single phase earth faults.
NS4PTOC can also be used to provide a system backup for example, in the case of the primary
protection being out of service due to communication or voltage transformer circuit failure.
NS4PTOC
I3P* TRIP
I3PDIR* TR1
U3P* TR2
BLOCK TR3
BLKTR TR4
BLKST1 START
BLKST2 ST1
BLKST3 ST2
BLKST4 ST3
ENMULT1 ST4
ENMULT2 STFW
ENMULT3 STRV
ENMULT4
IEC10000054-2-en.vsd
IEC10000054 V2 EN-US
9.5.4 Signals
PID-4151-INPUTSIGNALS v4
PID-4151-OUTPUTSIGNALS v4
9.5.5 Settings
PID-4151-SETTINGS v4
Four step negative sequence overcurrent protection NS4PTOC function has the following
three “Analog Inputs” on its function block in the configuration tool:
These inputs are connected from the corresponding pre-processing function blocks in the
Configuration Tool within PCM600.
Four step negative sequence overcurrent protection NS4PTOC function always uses negative
sequence current (I2) for its operating quantity. The negative sequence current is calculated
from three-phase current input within the IED. The pre-processing block calculates I2 from the
first three inputs into the pre-processing block by using the following formula:
1
I2 =
3
(
× IL1 + a × IL 2 + a × IL 3
2
)
EQUATION2266 V2 EN-US (Equation 116)
where:
IL1, IL2 and IL3 are fundamental frequency phasors of three individual phase currents.
a is so called operator which gives a phase shift of 120 deg, that is, a = 1∠120
deg
a2 similarly gives a phase shift of 240 deg, that is, a2 = 1∠240 deg
The phasor magnitude is used within the NS4PTOC protection to compare it with the set
operation current value of the four steps (I1>, I2>, I3> or I4>). If the negative sequence current
is larger than the set operation current and the step is used in non-directional mode a signal
from the comparator for this step is set to true. This signal, without delay, activates the
output signal STx (x=1 - 4) for this step and a common START signal.
A polarizing quantity is used within the protection to determine the direction to the fault
(Forward/Reverse).
Four step negative sequence overcurrent protection NS4PTOC function uses the voltage
polarizing method.
NS4PTOC uses the negative sequence voltage -U2 as polarizing quantity U3P. This voltage is
calculated from three phase voltage input within the IED. The pre-processing block calculates -
U2 from the first three inputs into the pre-processing block by using the following formula:
1
UPol = -U 2 = - × (UL1 + a 2 × UL 2 + a × UL3 )
3
EQUATION2267 V2 EN-US
where:
UL1, UL2 and UL3 are fundamental frequency phasors of three individual phase voltages.
To use this all three phase-to-earth voltages must be connected to three IED VT
inputs.
This phasor is used together with the phasor of the operating current, in order to determine
the direction to the fault (Forward/Reverse).To enable voltage polarizing the magnitude of
polarizing voltage must be bigger than a minimum level defined by setting UpolMin.
Note that –U2 is used to determine the location of the fault. This ensures the required
inversion of the polarizing voltage within the function.
The individual steps within the protection can be set as non-directional. When this setting is
selected it is then possible via function binary input BLKSTx (where x indicates the relevant
step within the protection) to provide external directional control (that is, torque control) by
for example using one of the following functions if available in the IED:
Each overcurrent stage uses Operating Quantity I2 (negative sequence current) as measuring
quantity. Every of the four overcurrent stage has the following built-in facilities:
• Operating mode (Off/ Non-directional /Forward / Reverse). By this parameter setting the
operating mode of the stage is selected. Note that the directional decision (Forward/
Reverse) is not made within the overcurrent stage itself. The direction of the fault is
determined in common “Directional Supervision Element” described in the next
paragraph.
• Negative sequence current pickup value.
• Type of operating characteristic (Inverse or Definite Time). By this parameter setting it is
possible to select Inverse or definite time delay for negative sequence overcurrent
function. Most of the standard IEC and ANSI inverse characteristics are available. For the
complete list of available inverse curves, refer to Chapter "Inverse characteristics"
• Type of reset characteristic (Instantaneous / IEC Reset /ANSI reset).By this parameter
setting it is possible to select the reset characteristic of the stage. For the complete list of
available reset curves, refer to Chapter "Inverse characteristics"
• Time delay related settings. By these parameter settings the properties like definite time
delay, minimum operating time for inverse curves, reset time delay and parameters to
define user programmable inverse curve are defined.
• Multiplier for scaling of the set negative sequence current pickup value by external binary
signal. By this parameter setting it is possible to increase negative sequence current
pickup value when function binary input ENMULTx has logical value 1.
Simplified logic diagram for one negative sequence overcurrent stage is shown in the
following figure:
BLKTR
Characteristx=DefTime AND
TRx
|IOP| AND
tx
a OR
a>b
ENMULTx b
STx
IxMult AND
X T
Ix> F
txmin
BLKSTx AND
BLOCK
Inverse
Characteristx=Inverse
DirModex=Off OR STAGEx_DIR_Int
DirModex=Non-directional
DirModex=Forward
AND OR
FORWARD_Int
DirModex=Reverse
AND
REVERSE_Int
IEC09000683.vsd
IEC09000683 V3 EN-US
Figure 274: Simplified logic diagram for negative sequence overcurrent stage x , where x=1, 2, 3 or 4
NS4PTOC can be completely blocked from the binary input BLOCK. The start signals from
NS4PTOC for each stage can be blocked from the binary input BLKSTx. The trip signals from
NS4PTOC can be blocked from the binary input BLKTR.
At least one of the four negative sequence overcurrent steps must be set as
directional in order to enable execution of the directional supervision element
and the integrated directional comparison function.
The operating and polarizing quantity are then used inside the directional element, as shown
in figure 275, to determine the direction of the fault.
Reverse
Area
AngleRCA Upol=-U2
Forward
Area
Iop = I2
IEC10000031-1-en.vsd
IEC10000031 V1 EN-US
• Directional element is internally enable to operate as soon as Iop is bigger than 40% of
I>Dir and the directional condition is fulfilled in set direction.
• Relay characteristic angle AngleRCA which defines the position of forward and reverse
areas in the operating characteristic.
Directional comparison step, built-in within directional supervision element, set NS4PTOC
output binary signals:
1. STFW=1 when tip of I2 phasor (operating quantity magnitude) is in forward area, see fig
275 (Operating quantity magnitude is bigger than setting I>Dir)
2. STRV=1 when tip of I2 phasor (operating quantity magnitude) is in the reverse area, see fig
275. (Operating quantity magnitude is bigger than 60% of setting I>Dir)
These signals must be used for communication based fault teleprotection communication
schemes (permissive or blocking).
Simplified logic diagram for directional supervision element with integrated directional
comparison step is shown in figure 276:
|Iop|
a a>
STRV
b b REVERSE_Int
AND
0.6
X
a a>
STFW
I>Dir b b FORWARD_Int
AND
X
0.4
FWD
AND FORWARD_Int
AngleRCA
C h a r a c e ri s ti c
D i r e c ti o n a l
UPolMin
IPolMin
t
Iop
UPol
AND REVERSE_Int
RVS
STAGE1_DIR_Int
STAGE2_DIR_Int
STAGE3_DIR_Int OR
STAGE4_DIR_Int
BLOCK AND
IEC07000067-4.vsd
IEC07000067-4 V2 EN-US
Figure 276: Simplified logic diagram for directional supervision element with integrated directional
comparison step
GUID-E83AD807-8FE0-4244-A50E-86B9AF92469E v6
Minimum operate time for inverse (0.000 - 60.000) s ±0.2% or ±35 ms whichever is
curves, step 1 - 4 greater
Inverse time characteristics, see table 16 curve types See table 1150, table 1151 and table
1150, table 1151 and table 1152 1152
Minimum operate current, step 1 - 4 (1.00 - 10000.00)% of IBase ±1.0% of Ir at I ≤ Ir
±1.0% of I at I > Ir
9.6.1 Identification
SEMOD172025-2 v4
In networks with high impedance earthing, the phase-to-earth fault current is significantly
smaller than the short circuit currents. Another difficulty for earth fault protection is that the
magnitude of the phase-to-earth fault current is almost independent of the fault location in
the network.
Directional residual current can be used to detect and give selective trip of phase-to-earth
faults in high impedance earthed networks. The protection uses the residual current
component 3I0 · cos φ, where φ is the angle between the residual current and the residual
voltage (-3U0), compensated with a characteristic angle. Alternatively, the function can be set
to strict 3I0 level with a check of angle φ.
Directional residual power can also be used to detect and give selective trip of phase-to-earth
faults in high impedance earthed networks. The protection uses the residual power
component 3I0 · 3U0 · cos φ, where φ is the angle between the residual current and the
reference residual voltage, compensated with a characteristic angle.
A normal non-directional residual current function can also be used with definite or inverse
time delay.
A backup neutral point voltage function is also available for non-directional residual
overvoltage protection.
In an isolated network, that is, the network is only coupled to earth via the capacitances
between the phase conductors and earth, the residual current always has -90º phase shift
compared to the residual voltage (3U0). The characteristic angle is chosen to -90º in such a
network.
In resistance earthed networks or in Petersen coil earthed, with a parallel resistor, the active
residual current component (in phase with the residual voltage) should be used for the earth
fault detection. In such networks, the characteristic angle is chosen to 0º.
As the amplitude of the residual current is independent of the fault location, the selectivity of
the earth fault protection is achieved by time selectivity.
When should the sensitive directional residual overcurrent protection be used and when
should the sensitive directional residual power protection be used? Consider the following:
• Sensitive directional residual overcurrent protection gives possibility for better sensitivity.
The setting possibilities of this function are down to 0.25 % of IBase, 1 A or 5 A. This
sensitivity is in most cases sufficient in high impedance network applications, if the
measuring CT ratio is not too high.
• Sensitive directional residual power protection gives possibility to use inverse time
characteristics. This is applicable in large high impedance earthed networks, with large
capacitive earth fault currents. In such networks, the active fault current would be small
and by using sensitive directional residual power protection, the operating quantity is
elevated. Therefore, better possibility to detect earth faults. In addition, in low impedance
earthed networks, the inverse time characteristic gives better time-selectivity in case of
high zero-resistive fault currents.
Phase
currents
IN
Phase-
ground
voltages
UN
IEC13000013-1-en.vsd
IEC13000013 V1 EN-US
Overcurrent functionality uses true 3I0, i.e. sum of GRPxL1, GRPxL2 and GRPxL3. For 3I0 to be
calculated, connection is needed to all three phase inputs.
Directional and power functionality uses IN and UN. If a connection is made to GRPxN this
signal is used, else if connection is made to all inputs GRPxL1, GRPxL2 and GRPxL3 the
internally calculated sum of these inputs (3I0 and 3U0) will be used.
SDEPSDE
I3P* TRIP
U3P* TRDIRIN
BLOCK TRNDIN
BLKTR TRUN
BLKTRDIR START
BLKNDN STDIRIN
BLKUN STNDIN
STUN
STFW
STRV
STDIR
UNREL
IEC07000032-2-en.vsd
IEC07000032 V2 EN-US
9.6.4 Signals
PID-3892-INPUTSIGNALS v7
PID-3892-OUTPUTSIGNALS v7
9.6.5 Settings
PID-3892-SETTINGS v7
The function is using phasors of the residual current and voltage. Group signals I3P and U3P
containing phasors of residual current and voltage which are taken from pre-processor blocks.
The sensitive directional earth fault protection has the following sub-functions included:
3I0
j = ang(3I0 ) - ang(3Uref )
-3U0 = Uref
3I0 × cosj
IEC06000648-4-en.vsd
IEC06000648 V4 EN-US
Uref
RCADir = −90 , ROADir = 90
3I0
3I0 ⋅ cos ϕ
−3U0
IEC06000649_3_en.vsd
IEC06000649 V3 EN-US
Trip from this function can be blocked from the binary input BLKTRDIR.
When the function picks up, binary output signals START and STDIRIN are activated. If the
output signals START and STDIRIN remain active for the set delay tDef the binary output
signals TRIP and TRDIRIN get activated. The trip from this sub-function has definite time delay.
ROADir is Relay Operating Angle. ROADir is identifying a window around the reference
direction in order to detect directionality. Figure 281 shows the restrictions made by the
ROADir.
RCADir = 0o
3I0
Operate area
j
-3U0 = Uref
3I0 × cos j
ROADir
IEC06000650_2_en.vsd
IEC06000650 V2 EN-US
It is also possible to tilt the characteristic to compensate for current transformer angle error
with a setting RCAComp as shown in the Figure 282:
RCADir = 0º
Operate area
-3U0 =Uref
Instrument
transformer
angle error
RCAcomp
Characteristic after
angle compensation
IEC06000651-3-en.vsd
IEC06000651 V3 EN-US
For trip, the residual power 3I0 · 3U0 · cos φ, the residual current 3I0 and the release voltage
3U0, shall be larger than the set levels (SN>, INRel> and UNRel>).
Trip from this function can be blocked from the binary input BLKTRDIR.
When the function picks up, binary output signals START and STDIRIN are activated. If the
output signals START and STDIRIN remain active for the set delay tDef or after the inverse time
delay (setting kSN) the binary output signals TRIP and TRDIRIN get activated.
The function shall indicate forward/reverse direction to the fault. Reverse direction is defined
as 3I0 · 3U0·cos (φ + 180°) ³ the set value.
This variant has the possibility of choice between definite time delay and inverse time delay.
RCADir = 0º
ROADir = 80º
Operate area
3I0
-3U0
IEC06000652-3-en.vsd
IEC06000652 V3 EN-US
Trip from this function can be blocked from the binary input BLKTRDIR.
When the function picks up, binary output signals START and STDIRIN are activated. If the
output signals START and STDIRIN remain active for the set delay tDef the binary output
signals TRIP and TRDIRIN get activated.
The function indicates forward/reverse direction to the fault. Reverse direction is defined as φ
is within the angle sector: RCADir + 180° ± ROADir
The non-directional function is using the calculated residual current, derived as sum of the
phase currents. This will give a better ability to detect cross-country faults with high residual
current, also when dedicated core balance CT for the sensitive earth fault protection will
saturate.
This variant has the possibility of choice between definite time delay and inverse time delay
(TimeChar parameter). The inverse time delay shall be according to IEC 60255-3.
For trip, the residual current 3I0 shall be larger than the set level (INNonDir>).
Trip from this function can be blocked from the binary input BLKNDN.
When the function picks up, binary output signal STNDIN is activated. If the output signal
STNDIN remains active for the set delay tINNonDir or after the inverse time delay the binary
output signals TRIP and TRNDIN get activated.
In addition, there is also a separate non-directional residual over voltage protection, with its
own definite time delay tUN and set level UN>.
For trip, the residual voltage 3U0 shall be larger than the set level (UN>).
Trip from this function can be blocked from the binary input BLKUN.
When the function picks up, binary output signal STUN is activated. If the output signal STUN
is active for the set delay tUNNonDir, the binary output signals TRIP and TRUN get activated. A
simplified logical diagram of the total function is shown in Figure 284.
OpINNonDir> = On
STNDIN
&
INNonDir>
t
TRNDIN
TimeChar IN
OpUN> = On
STUN
&
UN>
tUN TRUN
t
OpMode = 3I0Cosfi
INRel>
tDef ³ TRDIRIN
t 1
OpMode = 3I03U0Cosfi
& &
SN>
t
³ S
1 N
STFW
RCADir Direction &
Detection
RCAComp Logic STRV
&
ROADir
DirMode = Forward
DirMode = Reverse
IEC06000653.vsd
IEC06000653 V4 EN-US
Figure 284: Simplified logical diagram of the sensitive earth fault current protection
SEMOD173350-2 v16
Independent time delay for directional (0.000 – 60.000) s ±0.2% or ± 170 ms whichever is
residual overcurrent at 0 to 2 x Iset greater
Inverse characteristics, see table 1153, 16 curve types See Table 1153, Table 1154 and Table
Table 1154 and Table 1155 1155
Relay characteristic angle (RCADir) (-179 to 180) degrees ±2.0 degrees
Relay operate angle (ROADir) (0 to 90) degrees ±2.0 degrees
9.7.1 Identification
M17106-1 v7
The increasing utilization of the power system closer to the thermal limits has generated a
need of a thermal overload protection for power lines.
A thermal overload will often not be detected by other protection functions and the
introduction of the thermal overload protection can allow the protected circuit to operate
closer to the thermal limits.
The three-phase current measuring protection has an I2t characteristic with settable time
constant and a thermal memory. The temperature is displayed in either Celsius or Fahrenheit,
depending on whether the function used is Thermal overload protection (LCPTTR) (Celsius) or
(LFPTTR) (Fahrenheit).
An alarm level gives early warning to allow operators to take action well before the line is
tripped.
Estimated time to trip before operation, and estimated time to reclose after operation are
presented.
LCPTTR
I3P* TRIP
BLOCK START
BLKTR ALARM
ENMULT LOCKOUT
AMBTEMP
SENSFLT
RESET
IEC13000199-1-en.vsd
IEC13000199 V1 EN-US
LFPTTR
I3P* TRIP
BLOCK START
BLKTR ALARM
ENMULT LOCKOUT
AMBTEMP
SENSFLT
RESET
IEC13000301-1-en.vsd
IEC13000301 V1 EN-US
9.7.4 Signals
PID-3908-INPUTSIGNALS v7
PID-3909-INPUTSIGNALS v9
PID-3908-OUTPUTSIGNALS v7
PID-3909-OUTPUTSIGNALS v8
9.7.5 Settings
PID-3908-SETTINGS v7
PID-3909-SETTINGS v8
PID-3909-MONITOREDDATA v7
The sampled analog phase currents are pre-processed and for each phase current the RMS
value is derived. These phase current values are fed to the thermal overload protection, one
time constant LCPTTR/LFPTTR function. The temperature is displayed either in Celsius or
Fahrenheit, depending on whether LCPTTR/LFPTTR function is selected.
From the largest of the three-phase currents a final temperature is calculated according to the
expression:
2
æ I ö
Q final =ç ÷÷ × Tref
ç I ref
è ø
EQUATION1167 V1 EN-US (Equation 118)
where:
I is the largest phase current,
Iref is a given reference current and
The ambient temperature is added to the calculated final temperature. If this temperature is
larger than the set operate temperature level, TripTemp, a START output signal is activated.
æ Dt
ö
Qn = Qn -1 + ( Q final - Q n-1 ) × ç1 - e t ÷
-
è ø
EQUATION1168 V1 EN-US (Equation 119)
where:
Qn is the calculated present temperature,
The actual temperature of the protected component (line or cable) is calculated by adding the
ambient temperature to the calculated temperature, as shown above. The ambient
temperature can be taken from a separate sensor or can be given a constant value. The
calculated component temperature is available as a real figure signal, TEMP.
When the component temperature reaches the set alarm level AlarmTemp the output signal
ALARM is set. When the component temperature reaches the set trip level TripTemp the
output signal TRIP is set.
There is also a calculation of the present time to operate with the present current. This
calculation is only performed if the final temperature is calculated to be above the operation
temperature:
æQ - Qoperate ö
toperate = -t × ln ç final
ç Q final - Q n ÷÷
è ø
EQUATION1169 V1 EN-US (Equation 120)
After a trip, caused by the thermal overload protection, there can be a lockout to reconnect the
tripped circuit. The output lockout signal LOCKOUT is activated when the device temperature
is above the set lockout release temperature setting ReclTemp.
The time to lockout release is calculated by the following cooling time calculation. The thermal
content of the function can be reset with input RESET.
æQ - Qlockout _ release ö
tlockout _ release = -t × ln ç final ÷÷
ç Q final - Q n
è ø
EQUATION1170 V1 EN-US (Equation 121)
In the above equation, the final temperature is equal to the set or measured ambient
temperature. The calculated time to reset of lockout is available as a real figure signal,
TENRECL. This signal is enabled when the LOCKOUT output is activated.
In some applications the measured current can involve a number of parallel lines. This is often
used where one bay connects several parallel cables. By setting the parameter IMult to the
number of parallel lines (cables) the actual current on one line is used in the protection
algorithm by dividing the measured current by the total number of cables. To activate this
option the input ENMULT must be activated.
The protection has a reset input: RESET. By activating this input the calculated temperature is
reset to its default initial value. This is useful during testing when secondary injected current
has given a calculated “false” temperature level.
START
Final Temp > Trip Temp
TEMP
Calculation of actual
temperature
AMBTEMP ALARM
Actual Temp > Alarm Temp
I3P
Calculation of final
temperature
ENMULT
TRIP
LOCKOUT
Lockout logic
TTRIP
Calculation of time to trip
BLKTR
TENRECL
Calculation of time to reset
of lockout
IEC09000637-2-en.vsd
IEC09000637 V2 EN-US
9.8.1 Identification
M14878-1 v5
SYMBOL-U V1 EN-US
Breaker failure protection (CCRBRF) ensures a fast backup tripping of the surrounding
breakers in case the own breaker fails to open. CCRBRF measurement criterion can be current
based, CB position based or an adaptive combination of these two conditions.
A current based check with extremely short reset time is used as check criterion to achieve
high security against inadvertent operation.
CB position check criteria can be used where the fault current through the breaker is small.
CCRBRF provides three different options to select how t1 and t2 timers are run:
CCRBRF can be single- or three- phase initiated to allow its use with single phase tripping
applications. For the three-phase application of the CCRBRF the current criteria can be set to
operate only if “2 elements operates out of three phases and neutral” for example; two phases
or one phase plus the residual current start. This gives a higher security to the backup trip
command.
The CCRBRF function can be programmed to give a single- or three- phase retrip to its own
breaker to avoid unnecessary tripping of surrounding breakers at an incorrect initiation due to
mistakes during testing.
CCRBRF
I3P* TRBU
BLOCK TRBU2
START TRRET
STL1 TRRETL1
STL2 TRRETL2
STL3 TRRETL3
CBCLDL1 CBALARM
CBCLDL2 STALARM
CBCLDL3
CBFLT
IEC18001006-1-en.vsd
IEC18001006 V1 EN-US
9.8.4 Signals
PID-7233-INPUTSIGNALS v1
PID-7233-OUTPUTSIGNALS v1
9.8.5 Settings
PID-7233-SETTINGS v1
Breaker failure protection CCRBRF is initiated from the protection trip command, either from
protection functions within the IED or from external protection devices.
To this function the three-phase current input and/or change to: the breaker normally open
auxiliary contact (i.e. "52a" or "closed") shall be connected. On OHL feeders where single pole
auto-reclosing is used, auxiliary contact from each CB pole shall be connected separately
The input START signal (i.e. initiate signal) can be phase selective or common (for all three
phases). Phase selective start signals enable single pole retrip functionality. This means that a
second attempt to open the same breaker can be done phase-selective. The retrip attempt is
made after a set time delay t1. For transmission lines, single pole trip and auto-reclosing is
often used. The retrip function can be phase selective if it is initiated from the phase selective
line protection.
The retrip function can be done with or without FunctionMode check. With this check, the
retrip is only performed if the circuit breaker is still seen as closed when t1 timer has elapsed.
The START signal will also start the backup trip timer. The function detects the successful
breaker opening, either by detection of low current through RMS evaluation and a special
adapted current algorithm or by monitoring the circuit breaker status using normally open
auxiliary contact from the breaker. The special algorithm enables a very fast detection of
successful breaker opening, which is, fast resetting of the current measurement. If the
function has not detected breaker opening before the backup timer has run-out its time a
backup trip is initiated.
• Three phase (i.e. common) start/initiation via input START or individual start/initiation
per phase by using phase segregated inputs STLx.
• The minimum length of the retrip pulse, the backup trip pulse and the second backup trip
pulse are settable. This pulse duration is defined by a parameter setting tPulse. The retrip
pulse, the backup trip pulse and the second backup trip pulse will however sustain as long
as there is an indication of closed breaker.
• If the current detection is used it is possible to use three different options: 1 out of 3
where it is sufficient to detect failure to open (high current) in one pole, 1 out of 4 where it
is sufficient to detect failure to open (high current) in one pole or high residual current
and 2 out of 4 where at least two currents (phase current and/or residual current) shall be
high for breaker failure detection.
• The current detection level for the residual current can be set different from the setting of
phase current detection.
• It is possible to have different backup time delays for single-phase faults and for multi-
phase faults.
• It is possible to have instantaneous backup trip function if the circuit breaker is incapable
to clear faults, for example, at low gas pressure. This will happen when input signal CBFLT
has logical value one and timer tCBAlarm has expired. This situation will be indicated via
output signal CBALARM.
• Option 2 - CB Pos: This criterion is active (i.e. breaker did not open yet in phase Lx) if the
binary input CBCLDLx has logical value one. Thus function simply follows the status of CB
pole normally open auxiliary contact (i.e. "52a" or "closed") which shall be connected to
this input.
• Option 3 - Current or CB Pos: It uses a combination of Current or CB Pos criteria. Note that
Current criterion will be then always used, while the CB Pos criterion will be only enabled
and used if current is smaller than set value I>BlkCBPos at the moment when external
START signal has been received. It is recommended to set value for I>BlkCBPos higher
than the set value for IPh>.
By the setting StartMode it is possible to select how t1 and t2 timers are run and consequently
how output commands are given from the function:
in function internal design has expired and the measurement criterion defined by
parameter FunctionMode has been deactivated, see Figure 288.
When one of the two “follow modes” is used, there is a settable timer tStartTimeout which will
block the external START input signal when it times-out. This will automatically also reset the
t1 and t2 timers and consequently prevent any backup trip command. At the same time the
STALARM output from the function will have logical value one. To reset this signal external
START signal shall be removed. This is done in order to prevent unwanted operation of the
breaker failure function for cases where a permanent START signal is given by mistake (e.g.
due to a fault in the station battery system). Note that any backup trip command will inhibit
running of tStartTimeout timer.
The BLOCK signal overrides any StartMode condition and resets START signal, running of t1
and t2 timers and all function outputs.
30ms t1 30ms
START OR TRRET
S Q t AND
t2 30ms
OR TRBU
t AND
Current Check
CB Position Check OR
150ms
AND
t
NOT
IEC18001002-1-en.vsdx
IEC18001002 V1 EN-US
t1
START OR TRRET
t AND
Current Check
CB Position Check OR
t2
TRBU
t AND
OR
IEC18001003-1-en.vsdx
IEC18001003 V1 EN-US
START t1 TRRET
AND t
Current Check
CB Position Check OR t2 TRBU
t
IEC18001004-1-en.vsdx
IEC18001004 V1 EN-US
Note that it is possible to set several timers for the backup trip as described below:
1. Timer t2 is used when function is started in one phase only (i.e. for single-phase to ground
fault on an OHL (Over Head Lines) when single-pole auto-reclosing is used).
2. Timer t2MPh is used when function is started in at least two phases. This will allow to have
shorter backup trip times for a multi-phase fault on an OHL Note that for a protected
object which are always tripped three-phase (e.g. transformers, generators, reactors,
cables, etc.) this timer shall always be set to the same value as t2 timer.
3. Timer t3 can be used to give a second backup trip command. It can be used in stations
having small DC battery which is not capable to trip all surrounding breakers at once. Note
that t3 timer will only start when t2 timer expires.
• Off: The retrip command to the own circuit breaker is permanently disabled.
• UseFunctionMode: Retrip command to the own circuit breaker is given only if
measurement criterion defined by setting parameter FunctionMode is still active when set
timer t1 expires (e.g. if FunctionMode=Current and current magnitude is higher than set
value IPh> when t1 expires, the retrip command will be issued).
• Always: Retrip command to the own circuit breaker is given always when set timer t1
expires without any further checks.
The simplified logic for the function is given in the following figures.
StartMode
LatchedStart
FollowStart
1 FollowStart&Mode OR
START 30ms
int startL1
STL1 OR AND S Q
BLOCK
NOT
int reset
OR R
NOT
TRBU
NOT int startAlarmL1
tStartTimeout
AND t NOT
AND AND int startAlarmL2 STALARM
From other OR
phases int startAlarmL3
IEC18001005-1-en.vsdx
IEC18001005 V1 EN-US
Figure 291: Start logic for all three Function Modes of operation
IL1
a
a>b NOT
IPh> b
FunctionMode
Current
CB Pos OR AND int reset
OR
1
Current or CB Pos 150 ms
int startL1
t
OR AND
t1
t
t2
t OR
t2MPh
t
AND
CBCLDL1
NOT
IEC18001007-1-en.vsdx
IEC18001007 V1 EN-US
StartMode
LatchedStart
FollowStart
1 FollowStart&Mode OR AND
int retrip
currPh1Check
CB Position Check OR 30ms
AND t1 OR AND
int startL1 t OR
t1
t
RetripMode
Off tPulse
TRRETL1
UseFunctionMode AND OR
1
Always
TRRETL2 TRRET
TRRETL3
OR
IEC18001008-1-en.vsdx
IEC18001008 V1 EN-US
StartMode
LatchedStart
1 FollowStart
FollowStart&Mode OR AND
currCheck
CB Position Check OR
backupTripL1
t2
AND t 30ms
OR AND
OR OR
int startL1
t3
t TRBU2
OR
AND
tPulse
IEC18001009 V1 EN-US
M12353-1 v15
Additional time delay for a second backup trip (0.000-60.000) s ±0.2% or ±20 ms whichever is
at 0 to 2 x Iset greater
Time delay for alarm for faulty circuit breaker (0.000-60.000) s ±0.2% or ±15 ms whichever is
greater
Minimum trip pulse duration (0.010-60.000) s ±0.2% or ±5 ms whichever is
greater
* Valid for product version 2.2.3 or later
9.9.1 Identification
M17108-1 v2
3I>STUB
SYMBOL-T V1 EN-US
When a power line is taken out of service for maintenance and the line disconnector is opened
in multi-breaker arrangements the voltage transformers will mostly be outside on the
disconnected part. The primary line distance protection will thus not be able to operate and
must be blocked.
The stub protection (STBPTOC) covers the zone between the current transformers and the
open disconnector. The three-phase instantaneous overcurrent function is released from a
normally open, NO (b) auxiliary contact on the line disconnector.
STBPTOC
I3P* TRIP
BLOCK START
BLKTR
RELEASE
IEC05000678-2-en.vsd
IEC05000678 V2 EN-US
9.9.4 Signals
PID-6931-INPUTSIGNALS v1
PID-6931-OUTPUTSIGNALS v1
9.9.5 Settings
PID-6931-SETTINGS v1
The sampled analog phase currents are pre-processed in a discrete Fourier filter (DFT) block.
From the fundamental frequency components of each phase current the RMS value of each
phase current is derived. These phase current values are fed to a comparator in the stub
protection function STBPTOC. In a comparator the RMS values are compared to the set
operating current value of the function I>.
If a phase current is larger than the set operating current the signal from the comparator for
this phase is activated. This signal will, in combination with the release signal from line
disconnection (RELEASE input), activate the timer for the TRIP signal. If the fault current
remains during the timer delay t, the TRIP output signal is activated. The function can be
blocked by activation of the BLOCK input.
BLOCK
TRIP
STIL1 AND
STIL2 OR
STIL3
RELEASE
en05000731.vsd
IEC05000731 V1 EN-US
9.10.1 Identification
M14888-1 v4
PD
SYMBOL-S V1 EN-US
An open phase can cause negative and zero sequence currents which cause thermal stress on
rotating machines and can cause unwanted operation of zero sequence or negative sequence
current functions.
Normally the own breaker is tripped to correct such a situation. If the situation persists the
surrounding breakers should be tripped to clear the unsymmetrical load situation.
The Pole discordance protection function (CCPDSC) operates based on information from
auxiliary contacts of the circuit breaker for the three phases with additional criteria from
unsymmetrical phase currents when required.
CCPDSC
I3P* TRIP
BLOCK START
BLKDBYAR
CLOSECMD
OPENCMD
EXTPDIND
POLE1OPN
POLE1CL
POLE2OPN
POLE2CL
POLE3OPN
POLE3CL
IEC13000305-1-en.vsd
IEC13000305 V1 EN-US
9.10.4 Signals
PID-3525-INPUTSIGNALS v8
PID-3525-OUTPUTSIGNALS v8
9.10.5 Settings
PID-3525-SETTINGS v8
circuit breaker
en05000287.vsd
IEC05000287 V2 EN-US
There is also a possibility to connect all phase selective auxiliary contacts (phase contact open
and phase contact closed) to binary inputs of the IED, see figure 299.
C.B.
+
poleOneOpened from C.B.
en05000288.vsd
IEC05000288 V1 EN-US
Pole discordance can also be detected by means of phase selective current measurement. The
sampled analog phase currents are pre-processed in a discrete Fourier filter (DFT) block. From
the fundamental frequency components of each phase current the RMS value of each phase
current is derived. The smallest and the largest phase current are derived. If the smallest phase
current is lower than the setting CurrUnsymLevel times the largest phase current the settable
trip timer (tTrip) is started. The tTrip timer gives a trip signal after the set delay. The TRIP
signal is a pulse 150 ms long. The current based pole discordance function can be set to be
active either continuously or only directly in connection to breaker open or close command.
The function also has a binary input that can be configured from the autoreclosing function, so
that the pole discordance function can be blocked during sequences with a single pole open if
single pole autoreclosing is used.
M13946-3 v7
The simplified block diagram of the current and contact based Pole discordance protection
function CCPDSC is shown in figure 300.
BLOCK
OR
BLKDBYAR
PolPosAuxCont
AND
POLE1OPN
POLE1CL
POLE2OPN
Discordance
POLE2CL
detection
POLE3OPN
POLE3CL t 150 ms
t TRIP
AND
OR
PD Signal from CB
AND
EXTPDIND
CLOSECMD t+200 ms
OR
OPENCMD
AND
Unsymmetry current
detection
en05000747.vsd
IEC05000747 V1 EN-US
Figure 300: Simplified block diagram of pole discordance function CCPDSC - contact and
current based
CCPDSC is blocked if:
• The IED is in TEST mode and CCPDSC has been blocked from the local HMI
• The input signal BLOCK is high
• The input signal BLKDBYAR is high
The BLOCK signal is a general purpose blocking signal of the pole discordance protection. It
can be connected to a binary input in the IED in order to receive a block command from
external devices or can be software connected to other internal functions in the IED itself in
order to receive a block command from internal functions. Through OR gate it can be
connected to both binary inputs and internal function outputs.
The BLKDBYAR signal blocks the pole discordance operation when a single phase
autoreclosing cycle is in progress. It can be connected to the output signal 1PT1 on
SMBRRECfunction block. If the autoreclosing function is an external device, then BLKDBYAR
has to be connected to a binary input in the IED and this binary input is connected to a
signalization “1phase autoreclosing in progress” from the external autoreclosing device.
If the pole discordance protection is enabled, then two different criteria can generate a trip
signal TRIP:
If one or two poles of the circuit breaker have failed to open or to close the pole discordance
status, then the function input EXTPDIND is activated from the pole discordance signal
derived from the circuit breaker auxiliary contacts (one NO contact for each phase connected
in parallel, and in series with one NC contact for each phase connected in parallel) and, after a
settable time interval tTrip (0-60 s), a 150 ms trip pulse command TRIP is generated by the
Polediscordance function.
• any phase current is lower than CurrUnsymLevel of the highest current in the three
phases.
• the highest phase current is greater than CurrRelLevel of IBase.
If these conditions are true, an unsymmetrical condition is detected and the internal signal
INPS is turned high. This detection is enabled to generate a trip after a set time delay tTrip if
the detection occurs in the next 200 ms after the circuit breaker has received a command to
open trip or close and if the unbalance persists. The 200 ms limitation is for avoiding
unwanted operation during unsymmetrical load conditions.
The pole discordance protection is informed that a trip or close command has been given to
the circuit breaker through the inputs CLOSECMD (for closing command information) and
OPENCMD (for opening command information). These inputs can be connected to terminal
binary inputs if the information are generated from the field (that is from auxiliary contacts of
the close and open push buttons) or may be software connected to the outputs of other
integrated functions (that is close command from a control function or a general trip from
integrated protections).
9.11.1 Identification
SEMOD158941-2 v4
The task of a generator in a power plant is to convert mechanical energy available as a torque
on a rotating shaft to electric energy.
Sometimes, the mechanical power from a prime mover may decrease so much that it does not
cover bearing losses and ventilation losses. Then, the synchronous generator becomes a
synchronous motor and starts to take electric power from the rest of the power system. This
operating state, where individual synchronous machines operate as motors, implies no risk for
the machine itself. If the generator under consideration is very large and if it consumes lots of
electric power, it may be desirable to disconnect it to ease the task for the rest of the power
system.
Often, the motoring condition may imply that the turbine is in a very dangerous state. The task
of the low forward power protection is to protect the turbine and not to protect the generator
itself.
Figure 301 illustrates the low forward power and reverse power protection with underpower
and overpower functions respectively. The underpower IED gives a higher margin and should
provide better dependability. On the other hand, the risk for unwanted operation immediately
after synchronization may be higher. One should set the underpower IED to trip if the active
power from the generator is less than about 2%. One should set the overpower IED to trip if
the power flow from the network to the generator is higher than 1% depending on the type of
turbine.
When IED with a metering class input CTs is used pickup can be set to more sensitive value
(e.g.0,5% or even to 0,2%).
Operate
Q Q
Operate
Line Line
Margin Margin
P P
IEC06000315-2-en.vsd
IEC06000315 V2 EN-US
GUPPDUP
I3P* TRIP
U3P* TRIP1
BLOCK TRIP2
BLOCK1 START
BLOCK2 START1
START2
P
PPERCENT
Q
QPERCENT
IEC07000027-2-en.vsd
IEC07000027 V2 EN-US
9.11.4 Signals
PID-3709-INPUTSIGNALS v6
PID-3709-OUTPUTSIGNALS v6
9.11.5 Settings
PID-3709-SETTINGS v6
Chosen current
phasors P
P = POWRE
Q = POWIM
IEC09000018-2-en.vsd
IEC09000018 V2 EN-US
The active and reactive power is available from the function and can be used for monitoring
and fault recording.
The component of the complex power S = P + jQ in the direction Angle1(2) is calculated. If this
angle is 0° the active power component P is calculated. If this angle is 90° the reactive power
component Q is calculated.
The calculated power component is compared to the power pick up setting Power1(2). For
directional underpower protection, a start signal START1(2) is activated if the calculated power
component is smaller than the pick up value. For directional overpower protection, a start
signal START1(2) is activated if the calculated power component is larger than the pick up
value. After a set time delay TripDelay1(2) a trip TRIP1(2) signal is activated if the start signal is
still active. At activation of any of the two stages a common signal START will be activated. At
trip from any of the two stages also a common signal TRIP will be activated.
To avoid instability there is a settable hysteresis in the power function. The absolute
hysteresis of the stage1(2) is Hysteresis1(2) = abs (Power1(2) + drop-power1(2)). For generator
low forward power protection the power setting is very low, normally down to 0.02 p.u. of
rated generator power. The hysteresis should therefore be set to a smaller value. The drop-
power value of stage1 can be calculated with the Power1(2), Hysteresis1(2): drop-power1(2) =
Power1(2) + Hysteresis1(2)
For small power1 values the hysteresis1 may not be too big, because the drop-power1(2) would
be too small. In such cases, the hysteresis1 greater than (0.5 · Power1(2)) is corrected to the
minimal value.
If the measured power drops under the drop-power1(2) value, the function will reset after a set
time DropDelay1(2). The reset means that the start signal will drop out and that the timer of
the stage will reset.
In order to minimize the influence of the noise signal on the measurement it is possible to
introduce the recursive, low pass filtering of the measured values for S (P, Q). This will make
slower measurement response to the step changes in the measured quantity. Filtering is
performed in accordance with the following recursive formula:
S = k × SOld + (1 - k ) × SCalculated
EQUATION1959 V1 EN-US (Equation 132)
Where
S is a new measured value to be used for the protection function
Sold is the measured value given from the function in previous execution cycle
k is settable parameter by the end user which influence the filter properties
TD
Default value for parameter k is 0.00. With this value the new calculated value is immediately
given out without any filtering (that is without any additional delay). When k is set to value
bigger than 0, the filtering is enabled. A typical value for k=0.92 in case of slow operating
functions.
Measured currents and voltages used in the Power function can be calibrated to get class 0.5
measuring accuracy. This is achieved by amplitude and angle compensation at 5, 30 and 100%
of rated current and voltage. The compensation below 5% and above 100% is constant and
linear in between, see example in figure 304.
IEC05000652 V2 EN-US
Analog outputs (Monitored data) from the function can be used for service values or in the
disturbance report. The active power is provided as MW value: P, or in percent of base power:
PPERCENT. The reactive power is provided as Mvar value: Q, or in percent of base power:
QPERCENT.
SEMOD175152-2 v11
S r = 1.732 × U r × I r
9.12.1 Identification
SEMOD176574-2 v4
The task of a generator in a power plant is to convert mechanical energy available as a torque
on a rotating shaft to electric energy.
Sometimes, the mechanical power from a prime mover may decrease so much that it does not
cover bearing losses and ventilation losses. Then, the synchronous generator becomes a
synchronous motor and starts to take electric power from the rest of the power system. This
operating state, where individual synchronous machines operate as motors, implies no risk for
the machine itself. If the generator under consideration is very large and if it consumes lots of
electric power, it may be desirable to disconnect it to ease the task for the rest of the power
system.
Often, the motoring condition may imply that the turbine is in a very dangerous state. The task
of the reverse power protection is to protect the turbine and not to protect the generator
itself.
Figure 305 illustrates the low forward power and reverse power protection with underpower
and overpower functions respectively. The underpower IED gives a higher margin and should
provide better dependability. On the other hand, the risk for unwanted operation immediately
after synchronization may be higher. One should set the underpower IED to trip if the active
power from the generator is less than about 2%. One should set the overpower IED to trip if
the power flow from the network to the generator is higher than 1%.
When IED with a metering class input CTs is used pickup can be set to more sensitive value
(e.g.0,5% or even to 0,2%).
Operate
Q Q
Operate
Line Line
Margin Margin
P P
IEC06000315-2-en.vsd
IEC06000315 V2 EN-US
Figure 305: Reverse power protection with underpower IED and overpower IED
GOPPDOP
I3P* TRIP
U3P* TRIP1
BLOCK TRIP2
BLOCK1 START
BLOCK2 START1
START2
P
PPERCENT
Q
QPERCENT
IEC07000028-2-en.vsd
IEC07000028 V2 EN-US
9.12.4 Signals
PID-3710-INPUTSIGNALS v7
PID-3710-OUTPUTSIGNALS v7
9.12.5 Settings
PID-3710-SETTINGS v7
Chosen current
phasors P
P = POWRE
Q = POWIM
IEC06000567-2-en.vsd
IEC06000567 V2 EN-US
The active and reactive power is available from the function and can be used for monitoring
and fault recording.
The component of the complex power S = P + jQ in the direction Angle1(2) is calculated. If this
angle is 0° the active power component P is calculated. If this angle is 90° the reactive power
component Q is calculated.
The calculated power component is compared to the power pick up setting Power1(2). A start
signal START1(2) is activated if the calculated power component is larger than the pick up
value. After a set time delay TripDelay1(2) a trip TRIP1(2) signal is activated if the start signal is
still active. At activation of any of the two stages a common signal START will be activated. At
trip from any of the two stages also a common signal TRIP will be activated.
To avoid instability there is a settable hysteresis in the power function. The absolute
hysteresis of the stage1(2) is Hysteresis1(2) = abs (Power1(2) – drop-power1(2)). For generator
reverse power protection the power setting is very low, normally down to 0.02 p.u. of rated
generator power. The hysteresis should therefore be set to a smaller value. The drop-power
value of stage1 can be calculated with the Power1(2), Hysteresis1(2): drop-power1(2) =
Power1(2) – Hysteresis1(2)
For small power1 values the hysteresis1 may not be too big, because the drop-power1(2) would
be too small. In such cases, the hysteresis1 greater than (0.5 · Power1(2)) is corrected to the
minimal value.
If the measured power drops under the drop-power1(2) value the function will reset after a set
time DropDelay1(2). The reset means that the start signal will drop out ant that the timer of
the stage will reset.
In order to minimize the influence of the noise signal on the measurement it is possible to
introduce the recursive, low pass filtering of the measured values for S (P, Q). This will make
slower measurement response to the step changes in the measured quantity. Filtering is
performed in accordance with the following recursive formula:
S = k × SOld + (1 - k ) × SCalculated
EQUATION1959 V1 EN-US (Equation 142)
Where
S is a new measured value to be used for the protection function
Sold is the measured value given from the function in previous execution cycle
k is settable parameter by the end user which influence the filter properties
Default value for parameter k is 0.00. With this value the new calculated value is immediately
given out without any filtering (that is, without any additional delay). When k is set to value
bigger than 0, the filtering is enabled. A typical value for k = 0.92 in case of slow operating
functions.
Measured currents and voltages used in the Power function can be calibrated to get class 0.5
measuring accuracy. This is achieved by amplitude and angle compensation at 5, 30 and 100%
of rated current and voltage. The compensation below 5% and above 100% is constant and
linear in between, see example in figure 308.
IEC05000652 V2 EN-US
Analog outputs from the function can be used for service values or in the disturbance report.
The active power is provided as MW value: P, or in percent of base power: PPERCENT. The
reactive power is provided as Mvar value: Q, or in percent of base power: QPERCENT.
SEMOD175159-2 v9
9.13.1 Identification
SEMOD172362-2 v2
Conventional protection functions cannot detect the broken conductor condition. Broken
conductor check BRCPTOC function, consisting of continuous phase selective current
unsymmetrical check on the line where the IED is connected, gives an alarm or trip at detecting
broken conductors.
BRCPTOC
I3P* TRIP
BLOCK START
BLKTR
IEC07000034-2-en.vsd
IEC07000034 V2 EN-US
9.13.4 Signals
PID-3479-INPUTSIGNALS v6
PID-3479-OUTPUTSIGNALS v7
9.13.5 Settings
PID-3479-SETTINGS v7
Broken conductor check (BRCPTOC) detects a broken conductor condition by detecting the
asymmetry between currents in the three phases. The current-measuring elements
continuously measure the three-phase currents.
• The difference in currents between the phase with the lowest current and the phase with
the highest current is greater than set percentage Iub> of the highest phase current
• The highest phase current is greater than the minimum setting value IP>.
• The lowest phase current is below 50% of the minimum setting value IP>
The third condition is included to avoid problems in systems involving parallel lines. If a
conductor breaks in one phase on one line, the parallel line will experience an increase in
current in the same phase. This might result in the first two conditions being satisfied. If the
unsymmetrical detection lasts for a period longer than the set time tOper the TRIP output is
activated.
The simplified logic diagram of the broken conductor check function is shown in figure 310
• The IED is in TEST status and the function has been blocked from the local HMI test menu
(BlockBRC=Yes).
• The input signal BLOCK is high.
The BLOCK input can be connected to a binary input of the IED in order to receive a block
command from external devices, or can be software connected to other internal functions of
the IED itself to receive a block command from internal functions.
The output trip signal TRIP is a three-phase trip. It can be used to command a trip to the circuit
breaker or for alarm purpose only.
TEST
TEST-ACTIVE
and
Block BRCPTOC=Yes
START
Function Enable
BLOCK or
tOper
TRIP
and t
Unsymmetrical
Current Detection
STI
IL1<50%IP>
IL2<50%IP> or
IL3<50%IP>
IEC09000158-3-en.vsd
IEC09000158 V3 EN-US
Figure 310: Simplified logic diagram for Broken conductor check BRCPTOC
SEMOD175200-2 v7
The overcurrent protection feature has a settable current level that can be used either with
definite time or inverse time characteristic. Additionally, it can be voltage controlled/
restrained.
One undervoltage step with definite time characteristic is also available within the function in
order to provide functionality for overcurrent protection with undervoltage seal-in.
VRPVOC
I3P* TRIP
U3P* TROC
BLOCK TRUV
BLKOC START
BLKUV STOC
STUV
IEC12000184-1-en.vsd
IEC12000184 V1 EN-US
9.14.4 Signals
PID-3858-INPUTSIGNALS v7
PID-3858-OUTPUTSIGNALS v8
9.14.5 Settings
PID-3858-SETTINGS v7
GlobalBaseSel defines the particular Global Base Values Group where the base quantities of
the function are set. In that Global Base Values Group:
IBase shall be entered as rated phase current of the protected object in primary amperes.
UBase shall be entered as rated phase-to-phase voltage of the protected object in primary kV.
The overcurrent step simply compares the magnitude of the measured current quantity with
the set start level. The overcurrent step starts if the magnitude of the measured current
quantity is higher than the set level.
decrease in magnitude of the measured voltage quantity. This feature affects the start current
value of both definite time and inverse time IDMT overcurrent protection; in particular the
overcurrent with IDMT curve operates faster during low voltage conditions. Two different
types of dependencies are available:
• Voltage restrained overcurrent (when setting parameter VDepMode = Slope); the start
level of the overcurrent stage changes according to the Figure 312. The voltage restrained
characteristic is defined by the two points: (0.25*UBase ; VDepFact *StartCurr/100*IBase)
and (UHighLimit/100*UBase; StartCurr/100*IBase). In the first point the factor 0.25 that
multiply UBase cannot be changed.
StartCurr
VDepFact * StartCurr
0,25 UHighLimit
UBase
IEC10000123-2-en.vsd
IEC10000123 V2 EN-US
Figure 312: Example for start level of the current variation as function of measured
voltage magnitude in Slope mode of operation
• Voltage controlled overcurrent (when setting parameter VDepMode = Step); the start level
of the overcurrent stage changes according to the Figure 313.
StartCurr
VDepFact * StartCurr
UHighLimit UBase
IEC10000124-2-en.vsd
IEC10000124 V2 EN-US
Figure 313: Example for start level of the current variation as function of measured
voltage magnitude in Step mode of operation
DEF time
selected
TROC
OR
MaxPhCurr
a STOC
a>b
b
StartCurr
X Inverse
Inverse
Voltage time
control or selected
restraint
feature
MinPh-PhVoltage
IEC10000214-1-en.vsd
IEC10000214 V1 EN-US
DEF time
selected TRUV
MinPh-phVoltage a
b>a
b STUV
AND
StartVolt
Operation_UV=On
BLKUV
IEC10000213-1-en.vsd
IEC10000213 V1 EN-US
The undervoltage step simply compares the magnitude of the lowest measured phase-phase
voltage quantity with the set start level. The undervoltage step starts if the magnitude of the
measured voltage quantity is lower than the set level.
The start signal starts a definite time delay. If the value of the start signal is logical TRUE for
longer than the set time delay, the undervoltage step sets its trip signal to logical TRUE.
This undervoltage functionality together with additional ACT logic can be used to provide
functionality for overcurrent protection with undervoltage seal-in.
Inverse time characteristics, 13 curve types See tables 1150 and 1151
see tables 1150 and 1151
Minimum operate time for inverse time (0.00 - 60.00) s ±0.2% or ±35 ms whichever is
characteristics greater
High voltage limit, voltage dependent (30.0 - 100.0)% of UBase ±1.0% of Ur
operation
Start undervoltage (2.0 - 100.0)% of UBase ±0.5% of Ur
Overcurrent: -
Critical impulse time 10 ms typically at 0 to 2 x Iset
Impulse margin time 15 ms typically
Undervoltage: -
Critical impulse time 10ms typically at 2 x Uset to 0
Impulse margin time 15 ms typically
10.1.1 Identification
M16876-1 v7
3U<
V2 EN-US
SYMBOL-R-2U-GREATER-THAN
Undervoltages can occur in the power system during faults or abnormal conditions. The two-
step undervoltage protection function (UV2PTUV) can be used to open circuit breakers to
prepare for system restoration at power outages or as a long-time delayed back-up to the
primary protection.
UV2PTUV has two voltage steps, each with inverse or definite time delay.
It has a high reset ratio to allow settings close to the system service voltage.
UV2PTUV
U3P* TRIP
BLOCK TR1
BLKTR1 TR1L1
BLKST1 TR1L2
BLKTR2 TR1L3
BLKST2 TR2
TR2L1
TR2L2
TR2L3
START
ST1
ST1L1
ST1L2
ST1L3
ST2
ST2L1
ST2L2
ST2L3
IEC06000276-2-en.vsd
IEC06000276 V2 EN-US
10.1.4 Signals
PID-3586-INPUTSIGNALS v7
PID-3586-OUTPUTSIGNALS v7
10.1.5 Settings
PID-3586-SETTINGS v7
Two-step undervoltage protection (UV2PTUV) is used to detect low power system voltage. If
one, two or three phase voltages decrease below the set value, a corresponding START signal
is generated. The parameters OpMode1 and OpMode2 influence the requirements to activate
the START outputs: the measured voltages 1 out of 3, 2 out of 3, or 3 out of 3 have to be lower
than the corresponding set point to issue the corresponding START signal.
UV2PTUV has two voltage-measuring steps with separate time delays. If the voltage remains
below the set value for the chosen time delay, the corresponding trip signal is issued. To avoid
an unwanted trip due to the disconnection of the related high-voltage equipment, a voltage-
controlled blocking of the function is available: if the voltage is lower than the set blocking
level, the function is blocked and no START or TRIP signal is generated. The time delay
characteristic is individually chosen for each step and can be either definite time delay or
inverse time delay.
To avoid oscillations of the output START signal, a hysteresis has been included.
Depending on the value of the ConnType parameter, UV2PTUV can be set to measure phase-
to-earth fundamental value, phase-to-phase fundamental value, phase-to-earth true RMS value
or phase-to-phase true RMS value, and compares it against the set values, U1< and U2<. The
voltage-related settings are made in percentage of the base voltage which is set in kV phase-
to-phase voltage. This means operation for phase-to-earth voltage under:
UBase(kV )
U (%) ·
3
EQUATION1429 V3 EN-US (Equation 143)
The time delay for the two steps can be either definite time delay (DT) or inverse time delay
(IDMT). For the inverse time delay three different modes are available:
• inverse curve A
• inverse curve B
• customer programmable inverse curve
k
t=
æ Un < -U ö
ç ÷
è Un < ø
EQUATION1431 V2 EN-US (Equation 145)
where:
Un< Set value for step 1 and step 2
U Measured voltage
k × 480
t= 2.0
+ 0.055
æ Un < - U ö
ç 32 × - 0.5 ÷
è Un < ø
EQUATION1432 V2 EN-US (Equation 146)
é ù
ê ú
ê k×A ú
t=ê pú
+D
ê æ Un < - U ö ú
êçB × -C÷ ú
ëè Un < ø û
EQUATION1433 V2 EN-US (Equation 147)
When the denominator in the expression is equal to zero the time delay will be infinity. There
will be an undesired discontinuity. Therefore a tuning parameter CrvSatn is set to compensate
for this phenomenon. In the voltage interval Un< down to Un< · (1.0 – CrvSatn/100) the used
voltage will be: Un< · (1.0 – CrvSatn/100). If the programmable curve is used this parameter
must be calculated so that:
CrvSatn
B× -C > 0
100
EQUATION1435 V1 EN-US (Equation 148)
The lowest voltage is always used for the inverse time delay integration. The details of the
different inverse time characteristics are shown in section "Inverse characteristics".
Voltage
UL1
UL2
UL3
IDMT Voltage
Time
IEC12000186-1-en.vsd
IEC12000186 V1 EN-US
Figure 317: Voltage used for the inverse time characteristic integration
Trip signal issuing requires that the undervoltage condition continues for at least the user set
time delay. This time delay is set by the parameter t1 and t2 for definite time mode (DT) and by
some special voltage level dependent time curves for the inverse time mode (IDMT). If the start
condition, with respect to the measured voltage, ceases during the delay time, and is not
fulfilled again within a user-defined reset time (tReset1 and tReset2 for the definite time and
tIReset1 and tIReset2 pickup for the inverse time) the corresponding start output is reset.
After leaving the hysteresis area, the start condition must be fulfilled again and it is not
sufficient for the signal to only return back to the hysteresis area. For the undervoltage
function the IDMT reset time is constant and does not depend on the voltage fluctuations
during the drop-off period. However, there are three ways to reset the timer: the timer is reset
instantaneously, the timer value is frozen during the reset time, or the timer value is linearly
decreased during the reset time. See figure 318 and figure 319.
tIReset1
Voltage Measured
START Voltage
HystAbs1
TRIP
U1<
Time
START
TRIP
Time
Integrator Frozen Timer
Time
Linearly
Instantaneous
decreased IEC05000010-5-en.vsdx
IEC05000010 V5 EN-US
Figure 318: Voltage profile not causing a reset of the START signal for step 1, and inverse time delay at
different reset types
tIReset1
Voltage
START
START
HystAbs1 Measured Voltage
TRIP
U1<
Time
START t
TRIP
Time
Integrator Frozen Timer
Time
Instantaneous Linearly decreased
IEC05000011-en-4.vsdx
IEC05000011 V4 EN-US
Figure 319: Voltage profile causing a reset of the START signal for step 1, and inverse time delay at
different reset types
Definite timer delay
When definite time delay is selected the function will operate as shown in figure 320. Detailed
information about individual stage reset/operation behavior is shown in figure 321 and figure
322 respectively. Note that by setting tResetn = 0.0s, instantaneous reset of the definite time
delayed stage is ensured.
ST1
U t1
a tReset1
TR1
t
a<b t
U1< R
b
AND
IEC09000785-3-en.vsd
IEC09000785 V3 EN-US
U1<
ST1
TR1
tReset1
t1
IEC10000039-3-en.vsd
IEC10000039 V3 EN-US
U1<
ST1
TR1
tReset1
t1
IEC10000040-3-en.vsd
IEC10000040 V3 EN-US
If the measured voltage level decreases below the setting of IntBlkStVal1, either the trip output
of step 1, or both the trip and the START outputs of step 1, are blocked. The characteristic of
the blocking is set by the IntBlkSel1 parameter. This internal blocking can also be set to Off
resulting in no voltage based blocking. Corresponding settings and functionality are valid also
for step 2.
In case of disconnection of the high voltage component the measured voltage will get very
low. The event will START both the under voltage function and the blocking function, as seen in
figure 323. The delay of the blocking function must be set less than the time delay of under
voltage function.
U Disconnection
Normal voltage
U1<
U2<
tBlkUV1 <
t1,t1Min
IntBlkStVal1
tBlkUV2 <
t2,t2Min
IntBlkStVal2
Time
Block step 1
Block step 2
en05000466.vsd
IEC05000466 V1 EN-US
The voltage measuring elements continuously measure the three phase-to-neutral voltages or
the three phase-to-phase voltages. Recursive fourier filters or true RMS filters of input voltage
signals are used. The voltages are individually compared to the set value, and the lowest
voltage is used for the inverse time characteristic integration. A special logic is included to
achieve the 1 out of 3, 2 out of 3 and 3 out of 3 criteria to fulfill the START condition. The design
of Two step undervoltage protection UV2PTUV is schematically shown in Figure 324.
Step 1 TR1L2
Time integrator TRIP
MinVoltSelector tIReset1
ResetTypeCrv1 TR1L3
TR1
OR
Comparator ST2L1
UL1 < U2< Voltage Phase Phase 1
Selector
OpMode2 ST2L2
Comparator Phase 2
UL2 < U2< 1 out of 3
2 out of 3 Start t2 ST2L3
3 out of 3 Phase 3 t2Reset
Comparator IntBlkStVal2 &
UL3 < U2< Trip ST2
Output OR
Logic
START TR2L1
Step 2
TR2L2
Time integrator TRIP
MinVoltSelector tIReset2
ResetTypeCrv2 TR2L3
TR2
OR
START
OR
TRIP
OR
IEC05000834-2-en.vsd
IEC05000834 V2 EN-US
M13290-1 v15
Definite time delay, step 2 at 1.2 x Uset (0.000-60.000) s ±0.2% or ±40ms whichever is
to 0 greater
10.2.1 Identification
M17002-1 v8
3U>
SYMBOL-C-2U-SMALLER-THAN V2 EN-US
Overvoltages may occur in the power system during abnormal conditions such as sudden
power loss, tap changer regulating failures, and open line ends on long lines.
Two step overvoltage protection (OV2PTOV) function can be used to detect open line ends,
normally then combined with a directional reactive over-power function to supervise the
system voltage. When triggered, the function will cause an alarm, switch in reactors, or switch
out capacitor banks.
OV2PTOV has two voltage steps, each of them with inverse or definite time delayed.
OV2PTOV has a high reset ratio to allow settings close to system service voltage.
OV2PTOV
U3P* TRIP
BLOCK TR1
BLKTR1 TR1L1
BLKST1 TR1L2
BLKTR2 TR1L3
BLKST2 TR2
TR2L1
TR2L2
TR2L3
START
ST1
ST1L1
ST1L2
ST1L3
ST2
ST2L1
ST2L2
ST2L3
IEC06000277-2-en.vsd
IEC06000277 V2 EN-US
10.2.4 Signals
PID-3535-INPUTSIGNALS v7
PID-3535-OUTPUTSIGNALS v7
10.2.5 Settings
PID-3535-SETTINGS v7
Two step overvoltage protection OV2PTOV is used to detect high power system voltage.
OV2PTOV has two steps with separate time delays. If one-, two- or three-phase voltages
increase above the set value, a corresponding START signal is issued. OV2PTOV can be set to
START/TRIP, based on 1 out of 3, 2 out of 3 or 3 out of 3 of the measured voltages, being above
the set point. If the voltage remains above the set value for a time period corresponding to the
chosen time delay, the corresponding trip signal is issued.
The time delay characteristic is individually chosen for the two steps, and can be either
definite time or inverse time delayed.
The voltage related settings are made in percent of the global set base voltage UBase, which is
set in kV, phase-to-phase.
The setting of the analog inputs are given as primary phase-to-earth or phase-to-phase
voltage. OV2PTOV will operate if the voltage gets higher than the set percentage of the set
base voltage UBase. This means operation for phase-to-earth voltage over:
All the three voltages are measured continuously, and compared with the set values, U1> for
Step 1 and U2> for Step 2. The parameters OpMode1 and OpMode2 influence the requirements
to activate the START outputs. Either 1 out of 3, 2 out of 3 or 3 out of 3 measured voltages have
to be higher than the corresponding set point to issue the corresponding START signal.
The time delay for the two steps can be either definite time delay (DT) or inverse time delay
(IDMT). For the inverse time delay four different modes are available:
• inverse curve A
• inverse curve B
• inverse curve C
• customer programmable inverse curve
k
t=
æ U - Un > ö
ç ÷
è Un > ø
IECEQUATION2422 V1 EN-US (Equation 151)
where:
Un> Set value for step 1 and step 2
U Measured voltage
k 480
t 2.0
0.035
U Un
32 0.5
Un
k × 480
t= 3.0
+ 0.035
æ U - Un > ö
ç 32 × - 0.5 ÷
è U n > ø
IECEQUATION2425 V1 EN-US (Equation 153)
The customer programmable curve is defined by the below equation, where A, B, C, D, k and p
are settings:
k×A
t= p
+D
æ U -Un > ö
çB× -C÷
è Un > ø
EQUATION1439 V2 EN-US (Equation 154)
When the denominator in the expression is equal to zero the time delay will be infinity. There
will be an undesired discontinuity. Therefore, a tuning parameter CrvSatn is set to compensate
for this phenomenon. In the voltage interval Un> up to Un> · (1.0 + CrvSatn/100) the used
voltage will be: Un> · (1.0 + CrvSatn/100). If the programmable curve is used this parameter
must be calculated so that:
CrvSatn
B× -C > 0
100
EQUATION1435 V1 EN-US (Equation 155)
The highest phase (or phase-to-phase) voltage is always used for the inverse time delay
integration, see figure 326. The details of the different inverse time characteristics are shown
in section "Inverse characteristics".
Voltage
IDMT Voltage
UL1
UL2
UL3
Time
IEC05000016-2-en.vsd
IEC05000016 V2 EN-US
Figure 326: Voltage used for the inverse time characteristic integration
Operation of the trip signal requires that the overvoltage condition continues for at least the
user set time delay. This time delay is set by the parameter t1 and t2 for definite time mode
(DT) and by selected voltage level dependent time curves for the inverse time mode (IDMT). If
the START condition, with respect to the measured voltage ceases during the delay time, and
is not fulfilled again within a user defined reset time (tReset1 and tReset2 for the definite time
and tIReset1 and tIReset2 for the inverse time) the corresponding START output is reset, after
that the defined reset time has elapsed. Here it should be noted that after leaving the
hysteresis area, the START condition must be fulfilled again and it is not sufficient for the
signal to only return back to the hysteresis area. The hysteresis value for each step is settable
HystAbsn (where n means either 1 or 2 respectively) to allow a high and accurate reset of the
function. For OV2PTOV the IDMT reset time is constant and does not depend on the voltage
fluctuations during the drop-off period. However, there are three ways to reset the timer:
either the timer is reset instantaneously, or the timer value is frozen during the reset time, or
the timer value is linearly decreased during the reset time.
tIReset1
Voltage
START
TRIP
U1>
HystAbs1 Measured
Voltage
Time
START t
TRIP
Time
Integrator Linearly decreased
Frozen Timer
t
Instantaneous Time
IEC09000055‐3‐en.vsdx
IEC09000055 V3 EN-US
Figure 327: Voltage profile not causing a reset of the START signal for step 1, and inverse time delay at
different reset types
tIReset1
Voltage
START TRIP
START HystAbs1
U1>
Measured
Voltage
Time
START t
TRIP
Time
Integrator Frozen Timer
Time
Linearly
Instantaneous decreased
IEC05000020‐4‐en.vsdx
IEC05000020 V4 EN-US
Figure 328: Voltage profile causing a reset of the START signal for step 1, and inverse time delay at
different reset types
Definite time delay
When definite time delay is selected, the function will operate as shown in figure 329. Detailed
information about individual stage reset/operation behavior is shown in figure 330 and figure
331 respectively. Note that by setting tResetn = 0.0s (where n means either 1 or 2 respectively),
instantaneous reset of the definite time delayed stage is ensured.
ST1
U tReset1 t1
a
a>b t t
TR1
U1>
b AND
OFF ON
Delay Delay
IEC10000100-2-en.vsd
IEC10000100 V2 EN-US
Figure 329: Logic diagram for step 1, definite time delay, DT operation
U1>
START
TRIP
tReset1
t1
IEC10000037-2-en.vsd
IEC10000037 V2 EN-US
Figure 330: Example for step 1, Definite Time Delay stage 1 reset
U1>
START
TRIP
tReset1
t1
IEC10000038-2-en.vsd
IEC10000038 V2 EN-US
The voltage measuring elements continuously measure the three phase-to-earth voltages or
the three phase-to-phase voltages. Recursive Fourier filters or true RMS filters of input voltage
signals are used. The phase voltages are individually compared to the set value, and the
highest voltage is used for the inverse time characteristic integration. A special logic is
included to achieve the 1 out of 3, 2 out of 3 or 3 out of 3 criteria to fulfill the START condition.
The design of Two step overvoltage protection (OV2PTOV) is schematically described in
figure 332.
OR TR1
Comparator ST2L1
UL1 > U2> Phase 1
Voltage Phase
Selector ST2L2
Comparator OpMode2 Phase 2
UL2 > U2> 1 out of 3
Start ST2L3
2 out of 3
Phase 3 t2
3 out of 3
Comparator t2Reset
UL3 > U2> & ST2
OR
Trip
START Output TR2L1
Logic
TR2
OR
START
OR
TRIP
OR
IEC05000013-2-en.vsd
IEC05000013-WMF V2 EN-US
M13304-1 v14
Definite time delay, high step (step 2) at (0.000-60.000) s ±0.2% or ±45 ms whichever is
0 to 1.2 x Uset greater
10.3.1 Identification
SEMOD54295-2 v6
IEC15000108 V1 EN-US
Residual voltages may occur in the power system during earth faults.
Two step residual overvoltage protection (ROV2PTOV) function calculates the residual voltage
from the three-phase voltage input transformers or measures it from a single voltage input
transformer fed from an open delta or neutral point voltage transformer.
ROV2PTOV has two voltage steps, each with inverse or definite time delay.
ROV2PTOV
U3P* TRIP
BLOCK TR1
BLKTR1 TR2
BLKST1 START
BLKTR2 ST1
BLKST2 ST2
IEC06000278-2-en.vsd
IEC06000278 V2 EN-US
10.3.4 Signals
PID-3531-INPUTSIGNALS v5
PID-3531-OUTPUTSIGNALS v5
10.3.5 Settings
PID-3531-SETTINGS v5
Two step residual overvoltage protection ROV2PTOV is used to detect a high residual voltage.
The residual voltage can be measured directly from a voltage transformer in the neutral of a
power transformer or from a three-phase voltage transformer, where the secondary windings
are connected in an open delta. Another possibility is to measure the three phase-to-earth
voltages, and calculate the corresponding residual voltage internally in the IED. ROV2PTOV has
two steps with separate time delays. If the residual voltage remains above the set value for a
time period corresponding to the chosen time delay, the corresponding TRIP signal is issued.
The time delay characteristic is individually chosen for the two steps and can be either definite
time delay or inverse time delay.
The voltage-related settings are made in percent of the base voltage, which is set in kV, phase-
phase. The set UBase value is divided by sqrt(3) before the set value is calculated.
The residual voltage is measured continuously, and compared with the set values, U1> and
U2>.
To avoid oscillations of the output START signal, a settable hysteresis has been included.
The time delay for the two steps can be either definite time delay (DT) or inverse time delay
(IDMT). For the inverse time delay four different modes are available:
• inverse curve A
• inverse curve B
• inverse curve C
• customer programmable inverse curve
k
t=
æ U - Un > ö
ç ÷
è Un > ø
IECEQUATION2422 V1 EN-US (Equation 156)
where:
Un> Set value for step 1 and step 2
U Measured voltage
k 480
t 2.0
0.035
U Un
32 0.5
U n
k × 480
t= 3.0
+ 0.035
æ U - Un > ö
ç 32 × - 0.5 ÷
è U> ø
IECEQUATION2421 V1 EN-US (Equation 158)
k×A
t= p
+D
æ U -Un > ö
çB× -C÷
è Un > ø
EQUATION1439 V2 EN-US (Equation 159)
When the denominator in the expression is equal to zero, the time delay will be infinite. There
will be an undesired discontinuity. Therefore a tuning parameter CrvSatn is set to compensate
for this phenomenon. In the voltage interval Un> up to Un> · (1.0 + CrvSatn/100) the used
voltage will be: Un> · (1.0 + CrvSatn/100). If the programmable curve is used this parameter
must be calculated so that:
CrvSatn
B× -C > 0
100
EQUATION1440 V1 EN-US (Equation 160)
The details of the different inverse time characteristics are shown in section "Inverse
characteristics".
TRIP signal issuing requires that the residual overvoltage condition continues for at least the
user set time delay. This time delay is set by the parameter t1 and t2 for definite time mode
(DT) and by some special voltage level dependent time curves for the inverse time mode
(IDMT).
If the START condition, with respect to the measured voltage ceases during the delay time, and
is not fulfilled again within a user defined reset time (tReset1 and tReset2 for the definite time
and tIReset1 and tIReset2 for the inverse time) the corresponding START output is reset, after
the defined reset time has elapsed.
Here it should be noted that after leaving the hysteresis area, the START condition must be
fulfilled again and it is not sufficient for the signal to only return back to the hysteresis area.
Also, notice that for the overvoltage function, IDMT reset time is constant and does not
depend on the voltage fluctuations during the drop-off period.
There are three ways to reset the timer: the timer is reset instantaneously, the timer value is
frozen during the reset time, or the timer value is linearly decreased during the reset time. See
figure 334 and figure 335.
tIReset1
Voltage
START
TRIP
U1>
HystAbs1 Measured
Voltage
Time
START t
TRIP
Time
Integrator Linearly decreased
Frozen Timer
t
Instantaneous Time
IEC09000055‐3‐en.vsdx
IEC09000055 V3 EN-US
Figure 334: Voltage profile not causing a reset of the START signal for step 1, and inverse time delay
tIReset1
Voltage
START TRIP
START HystAbs1
U1>
Measured
Voltage
Time
START t
TRIP
Time
Integrator Frozen Timer
Time
Linearly
Instantaneous decreased
IEC05000020‐4‐en.vsdx
IEC05000020 V4 EN-US
Figure 335: Voltage profile causing a reset of the START signal for step 1, and inverse time delay
Definite time delay
When definite time delay is selected, the function will operate as shown in figure 336. Detailed
information about individual stage reset/operation behavior is shown in figure 337 and figure
338 respectively. Note that by setting tResetn = 0.0s, instantaneous reset of the definite time
delayed stage is ensured.
ST1
U tReset1 t1
a
a>b t t
TR1
U1>
b AND
OFF ON
Delay Delay
IEC10000100-2-en.vsd
IEC10000100 V2 EN-US
Figure 336: Logic diagram for step 1, Definite time delay, DT operation
U1<
ST1
TR1
tReset1
t1
IEC10000039-3-en.vsd
IEC10000039 V3 EN-US
U1<
ST1
TR1
tReset1
t1
IEC10000040-3-en.vsd
IEC10000040 V3 EN-US
The voltage measuring elements continuously measure the residual voltage. Recursive Fourier
filters filter the input voltage signal for the rated frequency. The residual voltage is compared
to the set value, and is also used for the inverse time characteristic integration. The design of
the function is schematically described in figure 339.
ST2
Comparator Phase 1
UN > U2> TR2
Start
t2
START tReset2
& START
Trip OR
Time integrator Output
TRIP Logic
tIReset2
ResetTypeCrv2 TRIP
Step 2 OR
IEC05000748_2_en.vsd
IEC05000748 V2 EN-US
Figure 339: Schematic design of Two step residual overvoltage protection ROV2PTOV
10.4.1 Identification
M14867-1 v3
U/f >
SYMBOL-Q V1 EN-US
When the laminated core of a power transformer or generator is subjected to a magnetic flux
density beyond its design limits, stray flux will flow into non-laminated components that are
not designed to carry flux. This will cause eddy currents to flow. These eddy currents can cause
excessive heating and severe damage to insulation and adjacent parts in a relatively short
time. The function has settable inverse operating curves and independent alarm stages.
OEXPVPH
I3P* TRIP
U3P* START
BLOCK ALARM
RESET
IEC05000329-2-en.vsd
IEC05000329 V3 EN-US
10.4.4 Signals
PID-3514-INPUTSIGNALS v6
PID-3514-OUTPUTSIGNALS v6
10.4.5 Settings
PID-3514-SETTINGS v6
Modern design transformers are more sensitive to overexcitation than earlier types. This is a
result of the more efficient designs and designs which rely on the improvement in the
uniformity of the excitation level of modern systems. If an emergency that causes
overexcitation does occur, transformers may be damaged unless corrective action is taken.
Transformer manufacturers recommend an overexcitation protection as a part of the
transformer protection system.
Overexcitation results from excessive applied voltage, possibly in combination with below-
normal frequency. Such conditions may occur when a transformer unit is loaded, but are more
likely to arise when the transformer is unloaded, or when loss of load occurs. Transformers
directly connected to generators are in particular danger to experience overexcitation
conditions. It follows from the fundamental transformer equation, see equation 161, that the
peak flux density Bmax is directly proportional to induced voltage E, and inversely proportional
to frequency f and turns n.
E = 4.44 × f × n × Bmax× A
EQUATION898 V2 EN-US (Equation 161)
E f
M ( p.u.) =
( Ur ) ( fr )
IECEQUATION2296 V1 EN-US (Equation 162)
Disproportional variations in quantities E and f may give rise to core overfluxing. If the core
flux density Bmax increases to a point above saturation level (typically 1.9 Tesla), the flux will
no longer be contained within the core, but will extend into other (non-laminated) parts of the
power transformer and give rise to eddy current circulations.
Protection against overexcitation is based on calculation of the relative volt per hertz (V/Hz)
ratio. Protection initiates a reduction of excitation, and if this fails, or if this is not possible,
the TRIP signal will disconnect the transformer from the source after a delay ranging from
seconds to minutes, typically 5-10 seconds.
The IEC 60076 - 1 standard requires that transformers operate continuously at not more than
10% above rated voltage at no load, and rated frequency. At no load, the ratio of the actual
generator terminal voltage to the actual frequency should not exceed 1.1 times the ratio of
transformer rated voltage to the rated frequency on a sustained basis, see equation 163.
E
---- £ 1.1 × Ur
------
f fr
EQUATION900 V1 EN-US (Equation 163)
E V Hz >
£
f fr
IECEQUATION2297 V2 EN-US (Equation 164)
where:
V/Hz> is the maximum continuously allowed voltage at no load, and rated frequency.
V/Hz> is a setting parameter. The setting range is 100% to 180%. If the user does not know
exactly what to set, then the default value for V/Hz> = 110 % given by the IEC 60076-1 standard
shall be used.
E f
M ( p.u.) =
Ur fr
IECEQUATION2299 V1 EN-US (Equation 165)
It is clear from the above formula that, for an unloaded power transformer, M = 1 for any E and
f, where the ratio E/f is equal to Ur/fr. A power transformer is not overexcited as long as the
relative excitation is M ≤ V/Hz>, V/Hz> expressed in % of Ur/fr.
The overexcitation protection algorithm is fed with an input voltage U which is in general not
the induced voltage E from the fundamental transformer equation. For no load condition,
these two voltages are the same, but for a loaded power transformer the internally induced
voltage E may be lower or higher than the voltage U which is measured and fed to OEXPVPH ,
depending on the direction of the power flow through the power transformer, the power
transformer side where OEXPVPH is applied, and the power transformer leakage reactance of
the winding. It is important to specify in the application configuration on which side of the
power transformer OEXPVPH is placed.
As an example, at a transformer with a 15% short circuit impedance Xsc, the full load, 0.8
power factor, 105% voltage on the load side, the actual flux level in the transformer core, will
not be significantly different from that at the 110% voltage, no load, rated frequency, provided
that the short circuit impedance X can be equally divided between the primary and the
secondary winding: Xleak = Xleak1 = Xleak2 = Xsc / 2 = 0.075 pu.
OEXPVPH calculates the internal induced voltage E if Xleak (meaning the leakage reactance of
the winding where OEXPVPH is connected) is known to the user. The assumption taken for
two-winding power transformers that Xleak = Xsc / 2 is unfortunately most often not true. For
a two-winding power transformer the leakage reactances of the two windings depend on how
the windings are located on the core with respect to each other. In the case of three-winding
power transformers the situation is still more complex. If a user has the knowledge on the
leakage reactance, then it should applied. If a user has no idea about it, Xleak can be set to
Xc/2. OEXPVPH protection will then take the given measured voltage U, as the induced voltage
E.
If one phase-to-phase voltage is available from the side where overexcitation protection is
applied, then Overexcitation protection OEXPVPH shall be set to measure this voltage,
MeasuredU. The particular voltage which is used determines the two currents that must be
used. This must be chosen with the setting MeasuredI.
It is extremely important that MeasuredU and MeasuredI are set to same value.
If, for example, voltage UL1L2 is fed to OEXPVPH, then currents IL1, and IL2 must be applied.
From these two input currents, current IL1L2 = IL1 - IL2 is calculated internally by the OEXPVPH
algorithm. The phase-to-phase voltage must be higher than 70% of the rated value, otherwise
the protection algorithm exits without calculating the excitation. ERROR output is set to 1, and
the displayed value of relative excitation V/Hz shows 0.000.
If three phase-to-earth voltages are available from the side where overexcitation is connected,
then OEXPVPH shall be set to measure positive sequence voltage and current. In this case the
positive sequence voltage and the positive sequence current are used by OEXPVPH. A check is
made if the positive sequence voltage is higher than 70% of rated phase-to-earth voltage,
when below this value, OEXPVPH exits immediately, and no excitation is calculated. ERROR
output is set to 1, and the displayed value of relative excitation V/Hz shows 0.000.
• OEXPVPH can be connected to any power transformer side, independent from the power
flow.
• The side with a possible load tap changer must not be used.
Basically there are two different delay laws available to choose between:
The so called IEEE law approximates a square law and has been chosen based on analysis of
the various transformers’ overexcitation capability characteristics. They can match the
transformer core capability well.
0.18 × k 0.18 × k
top = 2
= 2
æ M ö overexcitation
ç V Hz> - 1 ÷
è ø
IECEQUATION2298 V2 EN-US (Equation 166)
where:
M the relative excitation
V/Hz> is maximum continuously allowed voltage at no load, and rated frequency, in pu and
k is time multiplier for inverse time functions, see figure 342.
Parameter k (“time multiplier setting”) selects one delay curve from the family of curves.
æ Umeasured ö
ç ÷ Umeasured frated
=è
fmeasured ø
M = ×
æ UBase ö UBase fmeasured
ç ÷
è frated ø
IECEQUATION2404 V1 EN-US (Equation 167)
An analog overexcitation relay would have to evaluate the following integral expression, which
means to look for the instant of time t = top according to equation 168.
top
A digital, numerical relay will instead look for the lowest j (that is, j = n) where it becomes true
that:
n
2
Dt × å ( M(j) – V/Hz> ) ³ 0.18 × k
j=k
EQUATION906 V1 EN-US (Equation 169)
where:
Dt is the time interval between two successive executions of OEXPVPH and
M(j) - V/Hz> is the relative excitation at (time j) in excess of the normal (rated) excitation which is given as
Ur/fr.
As long as M > V/Hz> (that is, overexcitation condition), the above sum can only be larger with
time, and if the overexcitation persists, the protected transformer will be tripped at j = n.
Inverse delays as per figure 342, can be modified (limited) by two special definite delay
settings, namely tMax and tMin, see figure 341.
delay in s
tMax
overexcitation
tMin
0 Mmax - V/Hz> Overexcitation M-V/Hz>
99001067.vsd
IEC99001067 V1 EN-US
A definite minimum time, tMin, can be used to limit the operate time at high degrees of
overexcitation. In case the inverse delay is shorter than tMin, OEXPVPH function trips after
tMin seconds. The inverse delay law is not valid for values exceeding Mmax. The delay will be
tMin, irrespective of the overexcitation level, when values exceed Mmax (that is, M>V/Hz>).
1000
100
k = 60
k = 20
k = 10
10 k=9
k=8
k=7
k=6
k=5
k=4
k=3
k=2
k=1
1
1 2 3 4 5 10 20 30 40
OVEREXCITATION IN % (M-Emaxcont)*100)
en01000373.vsd
IEC01000373 V1 EN-US
(V Hz>> ) / f
M= = 1.40
Ur/fr
IECEQUATION2286 V1 EN-US (Equation 170)
The Tailor-Made law allows a user to design an arbitrary delay characteristic. In this case the
interval between M = V/Hz>, and M = Mmax is automatically divided into five equal
subintervals, with six delays. (settings t1, t2, t3, t4, t5 and t6) as shown in figure 343. These
times should be set so that t1 => t2 => t3 => t4 => t5 => t6.
The upper V/Hz limit for the Tailor-Made characteristic is always the greater value among the
following two values in %:
• 1.10 x V/Hz>
• V/Hz>>
The reason is to prevent the loss of accuracy of the Tailor-Made characteristic when small set
value for V/Hz>> is used.
delay in s
tMax
under- tMin
excitation Overexcitation M-Emaxcont
0 Mmax - Emaxcont Excitation M
Emaxcont Mmax
99001068.vsd
IEC99001068 V1 EN-US
Should it happen that tMax be lower than, for example, delays t1, and t2, the actual delay would
be tMax. Above Mmax, the delay can only be tMin.
A monitored data value, TMTOTRIP, is available on the local HMI and in PCM600. This value is
an estimation of the remaining time to trip (in seconds), if the overexcitation remained on the
level it had when the estimation was done. This information can be useful during small or
moderate overexcitation situations.
If the overexcitation is so low that the valid delay is tMax, then the estimation of the remaining
time to trip is done against tMax.
The relative excitation M, shown on the local HMI and in PCM600 has a monitored data value
VPERHZ and is calculated from the expression:
E f
M ( p.u.) =
Ur fr
IECEQUATION2299 V1 EN-US (Equation 171)
If VPERHZ value is less than setting V/Hz> (in %), the power transformer is underexcited. If
VPERHZ is equal to V/Hz> (in %), the excitation is exactly equal to the power transformer
continuous capability. If VPERHZ is higher than V/Hz>, the protected power transformer is
overexcited. For example, if VPERHZ = 1.100, while V/Hz> = 110 %, then the power transformer
is exactly on its maximum continuous excitation limit.
The monitored data value THERMSTA shows the thermal status of the protected power
transformer iron core. THERMSTA gives the thermal status in % of the trip value which
corresponds to 100%. THERMSTA should reach 100% at the same time, as TMTOTRIP reaches
0 seconds. If the protected power transformer is then for some reason not switched off,
THERMSTA shall go over 100%.
If the delay as per IEEE law, or Tailor-made Law, is limited by tMax, and/or tMin, then the
Thermal status will generally not reach 100% at the same time, when tTRIP reaches 0 seconds.
For example, if, at low degrees of overexcitation, the very long delay is limited by tMax, then
the OEXPVPH TRIP output signal will be set to 1 before the Thermal status reaches 100%.
A separate step, AlarmLevel, is provided for alarming purpose. It is normally set 2% lower than
(V/Hz>) and has a definite time delay, tAlarm. This will give the operator an early warning.
BLOCK
AlarmLevel
tAlarm ALARM
&
t
M>V/Hz>
TRIP
&
V/Hz>
U3P Calculation
Ei k
M
of internal M=
I3P induced (Ei / f) IEEE law &
voltage Ei (Ur / fr) tMax ³1
M t
Tailor-made law
M>V/Hz>>
tMin
Xleak
t
V/Hz>>
where M = (E/f)/(Ur/fr)
Minimum time delay for inverse (0.000–60.000) s ±1.0% or ±45 ms, whichever is
function greater
Maximum time delay for inverse (0.00–9000.00) s ±1.0% or ±45 ms, whichever is
function greater
Alarm time delay (0.00–9000.00) ±1.0% or ±45 ms, whichever is
greater
10.5.1 Identification
SEMOD167723-2 v2
A voltage differential monitoring function is available. It compares the voltages from two three
phase sets of voltage transformers and has one sensitive alarm step and one trip step.
VDCPTOV
U3P1* TRIP
U3P2* START
BLOCK ALARM
U1LOW
U2LOW
UL1DIFF
UL2DIFF
UL3DIFF
IEC06000528-2-en.vsd
IEC06000528 V2 EN-US
10.5.4 Signals
PID-3591-INPUTSIGNALS v6
PID-3591-OUTPUTSIGNALS v6
10.5.5 Settings
PID-3591-SETTINGS v6
The Voltage differential protection function VDCPTOV (60) is based on comparison of the
amplitudes of the two voltages connected in each phase. Possible differences between the
ratios of the two Voltage/Capacitive voltage transformers can be compensated for with a
ratio correction factors RFLx. The voltage difference is evaluated and if it exceeds the alarm
level UDAlarm or trip level UDATrip signals for alarm (ALARM output) or trip (TRIP output) is
given after definite time delay tAlarm respectively tTrip. The two three phase voltage supplies
are also supervised with undervoltage settings U1Low and U2Low. The outputs for loss of
voltage U1LOW resp U2LOW will be activated. The U1 voltage is supervised for loss of
individual phases whereas the U2 voltage is supervised for loss of all three phases.
Loss of all U1 or all U2 voltages will block the differential measurement. This blocking can be
switched off with setting BlkDiffAtULow = No.
VDCPTOV function can be blocked from an external condition with the binary BLOCK input. It
can, for example, be activated from Fuse failure supervision function FUFSPVC.
To allow easy commissioning the measured differential voltage is available as service value.
This allows simple setting of the ratio correction factor to achieve full balance in normal
service.
UDTripL1>
AND
UDTripL3>
AND
AND START
UDAlarmL1>
AND
UDAlarmL2> O tAlarm
AND
R t AND ALARM
UDAlarmL3>
AND
U1<L1
tAlarm
U1<L2 AND t U1LOW
AND
U1<L3 AND
OR
BlkDiffAtULow
U2<L1
t1
U2<L2 AND t U2LOW
AND
U2<L3
BLOCK
en06000382-2.vsd
IEC06000382 V3 EN-US
10.6.1 Identification
SEMOD171954-2 v2
Loss of voltage check (LOVPTUV ) is suitable for use in networks with an automatic system
restoration function. LOVPTUV issues a three-pole trip command to the circuit breaker, if all
three phase voltages fall below the set value for a time longer than the set time and the circuit
breaker remains closed.
LOVPTUV
U3P* TRIP
BLOCK START
CBOPEN
VTSU
IEC07000039-2-en.vsd
IEC07000039 V2 EN-US
10.6.4 Signals
PID-3519-INPUTSIGNALS v6
PID-3519-OUTPUTSIGNALS v6
10.6.5 Settings
PID-3519-SETTINGS v6
The operation of Loss of voltage check LOVPTUV is based on line voltage measurement.
LOVPTUV is provided with a logic, which automatically recognizes if the line was restored for
at least tRestore before starting the tTrip timer. All three phases are required to be low before
the output TRIP is activated. The START output signal indicates start.
Additionally, LOVPTUV is automatically blocked if only one or two phase voltages have been
detected low for more than tBlock.
LOVPTUV operates again only if the line has been restored to full voltage for at least tRestore.
Operation of the function is also inhibited by fuse failure and open circuit breaker information
signals, by their connection to dedicated inputs of the function block.
Due to undervoltage conditions being continuous the trip pulse is limited to a length set by
setting tPulse.
The operation of LOVPTUV is supervised by the fuse-failure function (BLKU input) and the
information about the open position (CBOPEN) of the associated circuit breaker.
The BLOCK input can be connected to a binary input of the IED in order to receive a block
command from external devices or can be software connected to other internal functions of
the IED itself in order to receive a block command from internal functions. LOVPTUV is also
blocked when the IED is in TEST status and the function has been blocked from the HMI test
menu. (Blocked=Yes).
TEST
TEST-ACTIVE
&
Blocked = Yes
START
BLOCK >1
Function Enable tTrip tPulse TRIP
STUL1N & t
STUL2N &
only 1 or 2 phases are low for
Latched at least 10 s (not three)
STUL3N Enable
&
tBlock
>1 t
IEC07000089_2_en.vsd
IEC07000089 V2 EN-US
Function description IEC 61850 identification IEC 60617 identification ANSI/IEEE C37.2 device
number
Radial feeder protection PAPGAPC U< 27
The radial feeder protection (PAPGAPC) function is used to provide protection of radial
feeders having passive loads or weak end in-feed sources. It is possible to achieve fast
tripping using communication system with remote end or delayed tripping not requiring
communication or upon communication system failure. For fast tripping, scheme
communication is required. Delayed tripping does not require scheme communication.
The PAPGAPC function performs phase selection using measured voltages. Each phase voltage
is compared to the opposite phase-phase voltage. A phase is deemed to have a fault if its
phase voltage drops below a settable percentage of the opposite phase-phase voltage. The
phase - phase voltages include memory. This memory function has a settable time constant.
The voltage-based phase selection is used for both fast and delayed tripping. To achieve fast
tripping, scheme communication is required. Delayed tripping does not require scheme
communication. It is possible to permit delayed tripping only upon failure of the
communications channel by blocking the delayed tripping logic with a communications
channel healthy input signal.
On receipt of the communications signal, phase selective outputs for fast tripping are set
based on the phase(s) in which the phase selection function has operated.
For delayed tripping, single pole and three pole delays are separately and independently
settable. Furthermore, it is possible to enable or disable single pole and three pole delayed
tripping. For single phase faults, it is possible to include a residual current check in the
tripping logic. Three pole tripping is always selected for phase selection on more than one
phase. Three pole tripping will also occur if the residual current exceeds the set level during
fuse failure for a time longer than the three pole trip delay time.
PAPGAPC
I3P* TRIP
U3P* TRIN
BLOCK TRL1
BLKTR TRL2
BLKST TRL3
BLKDLFLT ARST
FUSEFAIL ARST3PH
COMOK ARSTL1
CR ARSTL2
CBCLD ARSTL3
POLEDISC
IEC14000004-1-en.vsd
IEC14000004 V1 EN-US
PID-4140-INPUTSIGNALS v9
PID-4140-OUTPUTSIGNALS v9
PID-4140-SETTINGS v9
The faulted phase selection is based on voltage measurement. Each phase voltage magnitude
(rms) is compared with the quadrature phase – phase voltage, which is obtained by passing
full wave rectified signal through an exponential filter.
The filter updates the output if the output magnitude is lower than input voltage. However,
when the input voltage is lower than output magnitude, the output decreases with a settable
time constant of Tau. The desired filter response is depicted in Figure350.
en01000140.vsd
IEC14000006 V2 EN-US
Z-1
U3P* ABS
MAX
-t ×
EXP
×
Tau ÷
× a PHSLx
a<b
3 ÷ × b
UPhSel<
IEC14000007-1-en.vsd
IEC14000007 V1 EN-US
PAPGAPC (27) detects the presence of residual current if the residual current exceeds the set
IN> value and lasts for a period of 600 ms.
The output TRIN is high after a set time of tResCurr if the setting ResCurrOper is enabled.
I3P* 600 ms
a STIN
a>b t
b
IN> tResCurr
t
TRIN
ResCurrOper &
BLOCK
BLKTR _1
>
IEC14000008-1-en.vsd
IEC14000008 V1 EN-US
Operation at the remote end of the line with passive loads or weak sources is obtained as
follows. The fault clearing at remote end is initiated by CR signal received from the other end
of the feeder. Fast fault clearing can be enabled by the FastOperation setting. The function is
enabled for 650 ms upon receiving the carrier signal from the other end. It generates the start
signal STLx depending on the status of the faulty phase(s). The presence of FUSEFAIL inhibits
the operation of fault clearance on faulty phase(s) and the corresponding logic diagram is
depicted in Figure 353. The fast fault clearance operation is blocked upon failure of the
communication channel input COMOK.
650 ms
CR
&
FUSEFAIL
COMOK
& & STL 1
FastOperation
PHSL1
& STL2
PHSL2
& STL 3
PHSL3
IEC14000009-2-en.vsd
IEC14000009 V2 EN-US
Delayed fault clearance does not require scheme communication. It is possible to permit
delayed tripping upon the failure of the communication channel input COMOK.
It is possible to select delayed single- and three pole tripping by choosing the appropriate
settings Del1PhOp and Del3PhOp. Furthermore, time delays for single- and three pole tripping
can independently be set by t1Ph and t3Ph.
For single phase faults, ResCurrCheck is included in the tripping logic. It is also possible to
select either single- or three pole tripping for single phase faults occurring in the system.
Three pole tripping is always selected for phase selection of more than one phase.
In case of a fuse failure condition, that is FUSEFAIL is high, single- and three pole tripping are
inhibited, however, three pole tripping occurs if the residual current exceeds the set level
during fuse failure for a time longer than the three pole trip delay time of t3Ph.
The inputs BLKDLFLT and COMOK inhibit the delayed operation for faulty phase(s).
Start signal STLx is enabled as soon as the fault is detected in any phase(s).
COMOK
&
FastOperation
BLKDLFLT &
FUSEFAIL
STIN
≥1 &
ResCurrCheck
Del1PhOp
t1Ph
STL1
PHSL1 & t &
≥1
t1Ph
STL2
PHSL2 & t &
≥1
t1Ph STL3
PHSL3 & t &
≥1
≥1 &
&
Del3PhOp
t3Ph
≥2 & ≥1 t
&
IEC14000010-2-en.vsd
IEC14000010 V2 EN-US
The start signals for each phase are generated from both the fast fault clearance and delayed
fault clearance. Upon receiving the start signal STLx in phase(s), the corresponding phase trip
signal TRLx is issued. A general trip signal, TRIP is also generated.
The single or three phase operation of autorecloser depends on the status of CBCLD and the
existence of pole discrepancy, indicated by the input POLEDISC. If conditions for reclosing are
fulfilled, a start signal ARSTLx is issued for the faulty phase(s).
A general start signal, ARST is also generated. If more than one phase seems to be detected
faulty, three phase autoreclosing signal ARST3PH is issued.
The binary input BLOCK can be used to block the function. The activation of the BLOCK input
deactivates all outputs.
Start output signals ARSTLx, ARST and ARST3PH are blocked by enabling BLKST input and the
activation of the BLKTR input deactivates all trip outputs.
STL1
TRL1
&
STL2
TRL2
&
STL3
TRL3
&
≥1 TRIP
&
BLOCK
BLKTR ≥1
BLKST ≥1
& ARSTL1
&
& ARSTL2
&
& ARSTL3
&
POLEDISC
100 ms
CBCLD &
t ≥1
≥1 ARST
&
≥1 ARST3PH
&
IEC14000011-2-en.vsd
IEC14000011 V2 EN-US
Figure 355: Simplified logic diagram for trip and autoreclose logic
11.1.1 Identification
M14865-1 v5
f<
SYMBOL-P V1 EN-US
Underfrequency protection (SAPTUF) measures frequency with high accuracy, and is used for
load shedding systems, remedial action schemes, gas turbine startup and so on. Separate
definite time delays are provided for operate and restore.
The operation is based on positive sequence voltage measurement and requires two phase-
phase or three phase-neutral voltages to be connected. For information about how to connect
analog inputs, refer to Application manual/IED application/Analog inputs/Setting
guidelines.
SAPTUF
U3P* TRIP
BLOCK START
BLKTRIP RESTORE
BLKREST BLKDMAGN
FREQ
IEC06000279_2_en.vsd
IEC06000279 V2 EN-US
11.1.4 Signals
PID-6752-INPUTSIGNALS v2
PID-6752-OUTPUTSIGNALS v2
11.1.5 Settings
PID-6752-SETTINGS v2
Underfrequency protection SAPTUF is used to detect low power system frequency. SAPTUF
can either have a definite time delay or a voltage magnitude dependent time delay. If the
voltage magnitude dependent time delay is applied, the time delay will be longer if the voltage
is higher, and the delay will be shorter if the voltage is lower. If the frequency remains below
the set value for a time period corresponding to the chosen time delay, the corresponding trip
signal is issued. To avoid an unwanted trip due to uncertain frequency measurement at low
voltage magnitude, a voltage controlled blocking of the function is available, that is, if the
voltage is lower than the set blocking voltage IntBlockLevel, the function is blocked and no
START or TRIP signal is issued.
The fundamental frequency of the measured input voltage is measured continuously, and
compared with the set value, StartFrequency. The frequency function is dependent on the
voltage magnitude. If the voltage magnitude decreases below the setting IntBlockLevel,
SAPTUF gets blocked, and the output BLKDMAGN is issued. All voltage settings are made in
percent of the setting UBase, which should be set as a phase-phase voltage in kV.
To avoid oscillations of the output START signal, a hysteresis has been included.
The time delay for underfrequency protection SAPTUF can be either a settable definite time
delay or a voltage magnitude dependent time delay, where the time delay depends on the
voltage level; a high voltage level gives a longer time delay and a low voltage level causes a
short time delay. For the definite time delay, the setting tDelay sets the time delay.
For the voltage dependent time delay the measured voltage level and the settings UNom,
UMin, Exponent, tMax and tMin set the time delay according to figure 357 and equation . The
setting TimerMode is used to decide what type of time delay to apply.
Trip signal issuing requires that the underfrequency condition continues for at least the user
set time delay tDelay. If the START condition, with respect to the measured frequency ceases
during this user set delay time, and is not fulfilled again within a user defined reset time,
tReset, the START output is reset, after that the defined reset time has elapsed. Here it should
be noted that after leaving the hysteresis area, the START condition must be fulfilled again and
it is not sufficient for the signal to only return back to the hysteresis area.
The total time delay consists of the set value for time delay plus the minimum
operate time of the start function (80-90 ms).
On the RESTORE output of SAPTUF a 100ms pulse is issued, after a time delay corresponding
to the setting of tRestore, when the measured frequency returns to the level corresponding to
the setting RestoreFreq, after an issue of the TRIP output signal. If tRestore is se to 0.000 s
the restore functionality is disabled, and no output will be given.
Since the fundamental frequency in a power system is the same all over the system, except
some deviations during power oscillations, another criterion is needed to decide, where to
take actions, based on low frequency. In many applications the voltage level is very suitable,
and in most cases is load shedding preferable in areas with low voltage. Therefore, a voltage
dependent time delay has been introduced, to make sure that load shedding, or other actions,
take place at the right location. At constant voltage, U, the voltage dependent time delay is
calculated according to equation 173. At non-constant voltage, the actual time delay is
integrated in a similar way as for the inverse time characteristic for the undervoltage and
overvoltage functions.
Exponent
é U - UMin ù
t=ê × ( tMax - tMin ) + tMin
ë UNom - UMin úû
EQUATION1182 V1 EN-US (Equation 173)
where:
t is the voltage dependent time delay (at constant voltage),
U is the measured voltage
Exponent is a setting,
UMin, UNom are voltage settings corresponding to
tMax, tMin are time settings.
UMin = 90%
UNom = 100%
tMax = 1.0 s
tMin = 0.0 s
Exponent = 0, 1, 2, 3 and 4
1
0
1
Exponenent
TimeDlyOperate [s]
2
3
0.5 4
0
90 95 100
U [% of UBase]
en05000075.vsd
IEC05000075 V1 EN-US
If the measured voltage level decreases below the setting of IntBlockLevel, both the START and
the TRIP outputs are blocked.
The frequency measuring element continuously measures the frequency of the positive
sequence voltage and compares it to the setting StartFrequency. The frequency signal is
filtered to avoid transients due to switchings and faults. The time integrator can operate
either due to a definite delay time or to the special voltage dependent delay time. When the
frequency has returned back to the setting of RestoreFreq, the RESTORE output is issued after
the time delay tRestore. The design of underfrequency protection SAPTUF is schematically
described in figure 358.
BLKDMAGN
BLOCK
block START
OR
U < IntBlockLevel
Start
&
start Trip
Voltage
output
Definite timer
logic TRIP
or
Voltage based timer
Frequency
f < StartFrequency
tReset trip
tDelay RESTORE
AND
BLKTRIP
IEC16000041-1-en.vsdx
IEC16000041 V1 EN-US
Reset time, definite time function at fset - 0.02 (0.000-60.000)s ±0.2% or ±120 ms
Hz to fset + 0.02 Hz whichever is greater
Exponent
é U - UMin ù
t=ê × ( tMax - tMin ) + tMin
ë UNom - UMin úû
EQUATION1182 V1 EN-US (Equation 174)
U=Umeasured
11.2.1 Identification
M14866-1 v4
f>
SYMBOL-O V1 EN-US
Overfrequency occurs because of sudden load drops or shunt faults in the power network.
Close to the generating plant, generator governor problems can also cause over frequency.
SAPTOF measures frequency with high accuracy, and is used mainly for generation shedding
and remedial action schemes. It is also used as a frequency stage initiating load restoring. A
definite time delay is provided for operate.
The operation is based on positive sequence voltage measurement and requires two phase-
phase or three phase-neutral voltages to be connected. For information about how to connect
analog inputs, refer to Application manual/IED application/Analog inputs/Setting
guidelines.
SAPTOF
U3P* TRIP
BLOCK START
BLKTRIP BLKDMAGN
FREQ
IEC06000280_2_en.vsd
IEC06000280 V2 EN-US
11.2.4 Signals
PID-6751-INPUTSIGNALS v2
PID-6751-OUTPUTSIGNALS v2
11.2.5 Settings
PID-6751-SETTINGS v2
Overfrequency protection SAPTOF is used to detect high power system frequency. SAPTOF
has a settable definite time delay. If the frequency remains above the set value for a time
period corresponding to the chosen time delay, the corresponding TRIP signal is issued. To
avoid an unwanted TRIP due to uncertain frequency measurement at low voltage magnitude, a
voltage controlled blocking of the function is available, that is, if the voltage is lower than the
set blocking voltage IntBlockLevel, the function is blocked and no START or TRIP signal is
issued.
The fundamental frequency of the positive sequence voltage is measured continuously, and
compared with the set value, StartFrequency. Overfrequency protection SAPTOF is dependent
on the voltage magnitude. If the voltage magnitude decreases below the setting IntBlockLevel,
SAPTOF is blocked and the output BLKDMAGN is issued. All voltage settings are made in
percent of the UBase, which should be set as a phase-phase voltage in kV. To avoid oscillations
of the output START signal, a hysteresis has been included.
The time delay for Overfrequency protection SAPTOF is a settable definite time delay,
specified by the setting tDelay.
TRIP signal issuing requires that the overfrequency condition continues for at least the user
set time delay, tDelay. If the START condition, with respect to the measured frequency ceases
during this user set delay time, and is not fulfilled again within a user defined reset time,
tReset, the START output is reset, after that the defined reset time has elapsed. It is to be
noted that after leaving the hysteresis area, the START condition must be fulfilled again and it
is not sufficient for the signal to only return back to the hysteresis area.
The total time delay consists of the set value for time delay plus minimum
operate time of the start function (80 - 90 ms).
If the measured voltage level decreases below the setting of IntBlockLevel, both the START and
the TRIP outputs are blocked.
The frequency measuring element continuously measures the frequency of the positive
sequence voltage and compares it to the setting StartFrequency. The frequency signal is
filtered to avoid transients due to switchings and faults in the power system. The time
integrator operates due to a definite delay time. The design of overfrequency protection
SAPTOF is schematically described in figure 360.
BLKDMAGN
BLOCK
block START
OR
U < IntBlockLevel
Start
&
start Trip
Voltage
output
logic TRIP
Definite timer
Frequency
f > StartFrequency tReset
trip
tDelay
AND
BLKTRIP
IEC16000042-1-en.vsdx
IEC16000042 V1 EN-US
11.3.1 Identification
M14868-1 v4
SYMBOL-N V1 EN-US
SAPFRC
U3P* TRIP
BLOCK START
BLKTRIP RESTORE
BLKREST BLKDMAGN
IEC06000281-2-en.vsd
IEC06000281 V2 EN-US
11.3.4 Signals
PID-6754-INPUTSIGNALS v2
PID-6754-OUTPUTSIGNALS v2
11.3.5 Settings
PID-6754-SETTINGS v2
Rate-of-change frequency protection SAPFRC is used to detect fast power system frequency
changes at an early stage. SAPFRC has a settable definite time delay. If the rate-of-change of
frequency remains below the set value, for negative rate-of-change, for a time period equal to
the chosen time delay, the TRIP signal is issued. If the rate-of-change of frequency remains
above the set value, for positive rate-of-change, for a time period equal to the chosen time
delay, the TRIP signal is issued. To avoid an unwanted trip due to uncertain frequency
measurement at low voltage magnitude a voltage controlled blocking of the function is
available, that is, if the voltage is lower than the set blocking voltage IntBlockLevel the function
is blocked and no START or TRIP signal is issued. If the frequency recovers, after a frequency
decrease, a restore signal is issued.
StartFreqGrad has been given a negative value, and a trip signal has been issued, then a 100
ms pulse is issued on the RESTORE output, when the frequency recovers to a value higher than
the setting RestoreFreq. A positive setting of StartFreqGrad, sets SAPFRC to START and TRIP
for frequency increases.
To avoid oscillations of the output START signal, a hysteresis has been included.
Rate-of-change frequency protection SAPFRC has a settable definite time delay, tDelay.
Trip signal issuing requires that the rate-of-change of frequency condition continues for at
least the user set time delay, tDelay. If the START condition, with respect to the measured
frequency ceases during the delay time, and is not fulfilled again within a user defined reset
time, tReset, the START output is reset, after that the defined reset time has elapsed. Here it
should be noted that after leaving the hysteresis area, the START condition must be fulfilled
again and it is not sufficient for the signal to only return back into the hysteresis area.
The RESTORE output of SAPFRC is set, after a time delay equal to the setting of tDelay, when
the measured frequency has returned to the level corresponding to RestoreFreq, after an issue
of the TRIP output signal. If tRestore is set to 0.000 s the restore functionality is disabled, and
no output will be given. The restore functionality is only active for lowering frequency
conditions and the restore sequence is disabled if a new negative frequency gradient is
detected during the restore period, defined by the settings RestoreFreq and tRestore.
If the measured voltage level decreases below the setting of IntBlockLevel, both the START and
the TRIP outputs are blocked.
BLKDMAGN
BLOCK
block
OR
Voltage
U < IntBlockLevel
START
Start
Rate-of-change
&
of Frequency start
If Trip
[StartFreqGrad<0 output
AND logic
Definite timer
df/dt < StartFreqGrad]
start TRIP
OR
tReset
[StartFreqGrad>0
AND
tDelay
df/dt > StartFreqGrad]
Then
START trip
AND
BLKTRIP
RESTORE
Frequency restore
f > RestoreFreq
> tRestore
AND
BLKREST
IEC16000040-1-en.vsdx
IEC16000040 V1 EN-US
12.1.1 Identification
M14886-2 v3
12.1.2 Functionality
M13083-11 v9
The General current and voltage protection (CVGAPC) can be utilized as a negative sequence
current protection detecting unsymmetrical conditions such as open phase or unsymmetrical
faults.
CVGAPC can also be used to improve phase selection for high resistive earth faults, outside
the distance protection reach, for the transmission line. Three functions are used, which
measures the neutral current and each of the three phase voltages. This will give an
independence from load currents and this phase selection will be used in conjunction with the
detection of the earth fault from the directional earth fault protection function.
CVGAPC
I3P* TRIP
U3P* TROC1
BLOCK TROC2
BLKOC1 TRUC1
BLKOC1TR TRUC2
ENMLTOC1 TROV1
BLKOC2 TROV2
BLKOC2TR TRUV1
ENMLTOC2 TRUV2
BLKUC1 START
BLKUC1TR STOC1
BLKUC2 STOC2
BLKUC2TR STUC1
BLKOV1 STUC2
BLKOV1TR STOV1
BLKOV2 STOV2
BLKOV2TR STUV1
BLKUV1 STUV2
BLKUV1TR BLK2ND
BLKUV2 DIROC1
BLKUV2TR DIROC2
UDIRLOW
CURRENT
ICOSFI
VOLTAGE
UIANGLE
IEC05000372-2-en.vsd
IEC05000372 V2 EN-US
12.1.4 Signals
PID-3857-INPUTSIGNALS v8
PID-3857-OUTPUTSIGNALS v8
12.1.5 Settings
PID-3857-SETTINGS v9
General current and voltage protection (CVGAPC) function is always connected to three-phase
current and three-phase voltage input in the configuration tool, but it will always measure only
one current and one voltage quantity selected by the end user in the setting tool.
The user can select a current input, by a setting parameter CurrentInput, to measure one of
the current quantities shown in table 416.
11 Phase2-Phase3 CVGAPC function will measure the current phasor internally calculated as the
vector difference between the phase L2 current phasor and phase L3 current
phasor (IL2-IL3)
12 Phase3-Phase1 CVGAPC function will measure the current phasor internally calculated as the
vector difference between the phase L3 current phasor and phase L1 current
phasor ( IL3-IL1)
13 MaxPh-Ph CVGAPC function will measure ph-ph current phasor with the maximum
magnitude
14 MinPh-Ph CVGAPC function will measure ph-ph current phasor with the minimum
magnitude
15 UnbalancePh-Ph CVGAPC function will measure magnitude of unbalance current, which is
internally calculated as the algebraic magnitude difference between the ph-ph
current phasor with maximum magnitude and ph-ph current phasor with
minimum magnitude. Phase angle will be set to 0° all the time
The user can select a voltage input, by a setting parameter VoltageInput, to measure one of
the voltage quantities shown in table 417:
11 Phase2-Phase3 CVGAPC function will measure the voltage phasor internally calculated as the
vector difference between the phase L2 voltage phasor and phase L3 voltage
phasor (UL2-UL3)
12 Phase3-Phase1 CVGAPC function will measure the voltage phasor internally calculated as the
vector difference between the phase L3 voltage phasor and phase L1 voltage
phasor ( UL3-UL1)
13 MaxPh-Ph CVGAPC function will measure ph-ph voltage phasor with the maximum
magnitude
14 MinPh-Ph CVGAPC function will measure ph-ph voltage phasor with the minimum
magnitude
15 UnbalancePh-Ph CVGAPC function will measure magnitude of unbalance voltage, which is
internally calculated as the algebraic magnitude difference between the ph-ph
voltage phasor with maximum magnitude and ph-ph voltage phasor with
minimum magnitude. Phase angle will be set to 0° all the time
Note that the voltage selection from table 417 is always applicable regardless the actual
external VT connections. The three-phase VT inputs can be connected to IED as either three
phase-to-earth voltages, UL1, UL2 and UL3, , and or three phase-to-phase voltages UL1L2, UL2L3
and UL3L1, , and . This information about actual VT connection is entered as a setting
parameter for the pre-processing block, which will then be taken care automatically.
The user can select one of the current quantities shown in table 418 for built-in current
restraint feature:
The parameter settings for the base quantities, which represent the base (100%) for pickup
levels of all measuring stages shall be entered as setting parameters for every CVGAPC
function.
1. rated phase current of the protected object in primary amperes, when the measured
Current Quantity is selected from 1 to 9, as shown in table "".
2. rated phase current of the protected object in primary amperes multiplied by √3 (1.732 x
Iphase), when the measured Current Quantity is selected from 10 to 15, as shown in table
"".
1. rated phase-to-earth voltage of the protected object in primary kV, when the measured
Voltage Quantity is selected from 1 to 9, as shown in table "".
2. rated phase-to-phase voltage of the protected object in primary kV, when the measured
Voltage Quantity is selected from 10 to 15, as shown in table "".
Two overcurrent protection steps are available. They are absolutely identical and therefore
only one will be explained here.
Overcurrent step simply compares the magnitude of the measured current quantity (see
table 416) with the set pickup level. Non-directional overcurrent step will pickup if the
magnitude of the measured current quantity is bigger than this set level. However depending
on other enabled built-in features this overcurrent pickup might not cause the overcurrent
step start signal. Start signal will only come if all of the enabled built-in features in the
overcurrent step are fulfilled at the same time.
This feature will prevent overcurrent step start if the second-to-first harmonic ratio in the
measured current exceeds the set level.
function will NOT do this automatically. It will simply use the current and voltage phasors
selected by the end user to check for the directional criteria.
Table 419 gives an overview of the typical choices (but not the only possible ones) for these
two quantities from traditional directional relays.
Table 419: Typical current and voltage choices for directional feature
Set value for the Set value for the
parameter parameter Comment
CurrentInput VoltageInput
PosSeq PosSeq Directional positive sequence overcurrent function is obtained.
Typical setting for RCADir is from 45° to 90° depending on the
power system voltage level (X/R ratio)
NegSeq -NegSeq Directional negative sequence overcurrent function is obtained.
Typical setting for RCADir is from 45° to 90° depending on the
power system voltage level (X/R ratio)
3ZeroSeq -3ZeroSeq Directional zero sequence overcurrent function is obtained.
Typical setting for RCADir is from 0° to 90° depending on the
power system earthing (that is, solidly earthed, earthed via
resistor)
Phase1 Phase2-Phase3 Directional overcurrent function for the first phase is obtained.
Typical setting for RCADir is +30° or +45°
Phase2 Phase3-Phase1 Directional overcurrent function for the second phase is
obtained. Typical setting for RCADir is +30° or +45°
Phase3 Phase1-Phase2 Directional overcurrent function for the third phase is obtained.
Typical setting for RCADir is +30° or +45°
Unbalance current or voltage measurement shall not be used when the directional feature is
enabled.
Two types of directional measurement principles are available, I & U and IcosPhi&U. The first
principle, referred to as "I & U" in the parameter setting tool, checks that:
• the magnitude of the measured current is bigger than the set pick-up level
• the phasor of the measured current is within the operating region (defined by the relay
operate angle, ROADir parameter setting; see figure 364).
U=-3U0
RCADir
Operate region
MTA line
IEC05000252-2-en.vsd
IEC05000252 V2 EN-US
where:
RCADir is 75°
ROADir is 50°
The second principle, referred to as "IcosPhi&U" in the parameter setting tool, checks that:
• that the product I·cos(Φ) is bigger than the set pick-up level, where Φ is angle between the
current phasor and the mta line
• that the phasor of the measured current is within the operating region (defined by the
I·cos(Φ) straight line and the relay operate angle, ROADir parameter setting; see
figure 364).
U=-3U0
Operate region
MTA line
IEC05000253-2-en.vsdx
IEC05000253 V2 EN-US
where:
RCADir is 75°
ROADir is 50°
Note that it is possible to decide by a parameter setting how the directional feature shall
behave when the magnitude of the measured voltage phasor falls below the pre-set value.
User can select one of the following three options:
It shall also be noted that the memory duration is limited in the algorithm to 100 ms. After that
time the current direction will be locked to the one determined during memory time and it will
re-set only if the current fails below set pickup level or voltage goes above set voltage memory
limit.
StartCurr_OC1
VDepFact_OC1 * StartCurr_OC1
ULowLimit_OC1 UHighLimit_OC1
Selected Voltage
Magnitude
en05000324.vsd
IEC05000324 V1 EN-US
Figure 366: Example for OC1 step current pickup level variation as function of measured
voltage magnitude in Slope mode of operation
StartCurr_OC1
VDepFact_OC1 * StartCurr_OC1
en05000323.vsd
IEC05000323 V1 EN-US
Figure 367: Example for OC1 step current pickup level variation as function of measured
voltage magnitude in Step mode of operation
This feature will simply change the set overcurrent pickup level in accordance with magnitude
variations of the measured voltage. It shall be noted that this feature will as well affect the
pickup current value for calculation of operate times for IDMT curves (overcurrent with IDMT
curve will operate faster during low voltage conditions).
IMeasured
ea ain
ar str
e Ire
at ff*
per e
O Co
estr
I>R
IsetHigh
IsetLow
atan(RestrCoeff)
Restraint
en05000255.vsd
IEC05000255 V1 EN-US
When set, the start signal will start definite time delay or inverse (IDMT) time delay in
accordance with the end user setting. If the start signal has value one for longer time than the
set time delay, the overcurrent step will set its trip signal to one. Reset of the start and trip
signal can be instantaneous or time delay in accordance with the end user setting.
Two undercurrent protection steps are available. They are absolutely identical and therefore
only one will be explained here. Undercurrent step simply compares the magnitude of the
measured current quantity (see table 416) with the set pickup level. The undercurrent step will
pickup and set its start signal to one if the magnitude of the measured current quantity is
smaller than this set level. The start signal will start definite time delay with set time delay. If
the start signal has value one for longer time than the set time delay the undercurrent step will
set its trip signal to one. Reset of the start and trip signal can be instantaneous or time delay
in accordance with the setting.
Two overvoltage protection steps are available. They are absolutely identical and therefore
only one will be explained here.
Overvoltage step simply compares the magnitude of the measured voltage quantity (see
table 417) with the set pickup level. The overvoltage step will pickup if the magnitude of the
measured voltage quantity is bigger than this set level.
The start signal will start definite time delay or inverse (IDMT) time delay in accordance with
the end user setting. If the start signal has value one for longer time than the set time delay,
the overvoltage step will set its trip signal to one. Reset of the start and trip signal can be
instantaneous or time delay in accordance with the end user setting.
Two undervoltage protection steps are available. They are absolutely identical and therefore
only one will be explained here.
Undervoltage step simply compares the magnitude of the measured voltage quantity (see
table 417) with the set pickup level. The undervoltage step will pickup if the magnitude of the
measured voltage quantity is smaller than this set level.
The start signal will start definite time delay or inverse (IDMT) time delay in accordance with
the end user setting. If the start signal has value one for longer time than the set time delay,
the undervoltage step will set its trip signal to one. Reset of the start and trip signal can be
instantaneous or time delay in accordance with the end user setting.
The simplified internal logics, for CVGAPC function are shown in the following figures.
The following currents and voltages are inputs to the multipurpose protection function. They
must all be expressed in true power system (primary) Amperes and kilovolts.
1. Instantaneous values (samples) of currents & voltages from one three-phase current and
one three-phase voltage input.
2. Fundamental frequency phasors from one three-phase current and one three-phase
voltage input calculated by the pre-processing modules.
3. Sequence currents & voltages from one three-phase current and one three-phase voltage
input calculated by the pre-processing modules.
1. Selects one current from the three-phase input system (see table 416) for internally
measured current.
2. Selects one voltage from the three-phase input system (see table 417) for internally
measured voltage.
3. Selects one current from the three-phase input system (see table 418) for internally
measured restraint current.
CURRENT
UC1
TRUC1
2nd Harmonic
Selected current restraint
STUC2
UC2
nd
TRUC2
2 Harmonic
restraint
STOC1
OC1 TROC1
STOC2
OC2 TROC2
2nd Harmonic
restraint
Current restraint ³1
UDIRLOW
Directionality DIROC2
Voltage control /
restraint
STOV1
OV1 TROV1
STOV2
OV2 TROV2
STUV1
Selected voltage
UV1 TRUV1
STUV2
UV2 TRUV2
VOLTAGE
en05000170.vsd
IEC05000170 V1 EN-US
Figure 369: CVGAPC function main logic diagram for built-in protection elements
Logic in figure 369 can be summarized as follows:
1. The selected currents and voltage are given to built-in protection elements. Each
protection element and step makes independent decision about status of its START and
TRIP output signals.
2. More detailed internal logic for every protection element is given in the following four
figures.
3. Common START and TRIP signals from all built-in protection elements & steps (internal OR
logic) are available from multipurpose function as well.
a
a>b AND
BlkLevel2nd b
Enable
second Second harmonic
harmonic check DEF time BLKTRO C1 TROC1
selected DEF AND
OR
a
a>b
b
OC1=On STOC1
AND
StartCurr_OC1 BLKOC1
X
Inverse
Selected v oltage
Curren t
Restrai nt
Feature
Selected restrain current Imea sure d > k Irestra int
IEC05000831-2-en.vsdx
IEC05000831 V2 EN-US
Figure 370: Simplified internal logic diagram for built-in first overcurrent step that is, OC1 (step OC2 has
the same internal logic)
Operation_UC1=On
STUC1
en05000750.vsd
IEC05000750 V1 EN-US
Figure 371: Simplified internal logic diagram for built-in first undercurrent step that is, UC1 (step UC2
has the same internal logic)
Inverse
Operation_OV1=On
Inverse time
BLKOV1 selected
en05000751.vsd
IEC05000751 V1 EN-US
Figure 372: Simplified internal logic diagram for built-in first overvoltage step OV1 (step OV2 has the
same internal logic)
Inverse
Operation_UV1=On
Inverse time
BLKUV1 selected
en05000752.vsd
IEC05000752 V1 EN-US
Figure 373: Simplified internal logic diagram for built-in first undervoltage step UV1 (step UV2 has the
same internal logic)
Overcurrent (non-directional):
Start time at 0 to 2 x Iset Min. = 15 ms -
Max. = 30 ms
Reset time at 2 x Iset to 0 Min. = 15 ms -
Max. = 30 ms
Start time at 0 to 10 x Iset Min. = 5 ms -
Max. = 20 ms
Reset time at 10 x Iset to 0 Min. = 20 ms -
Max. = 35 ms
Undercurrent:
Start time at 2 x Iset to 0 Min. = 15 ms -
Max. = 30 ms
Reset time at 0 to 2 x Iset Min. = 15 ms -
Max. = 30 ms
Overcurrent:
Inverse time characteristics, see table 16 curve types See table 1150, 1151 and table
1150, 1151 and table 1152 1152
Overcurrent:
Minimum operate time for inverse (0.00 - 6000.00) s ±0.2% or ±35 ms whichever is
curves, step 1 - 2 greater
Voltage level where voltage memory (0.0 - 5.0)% of UBase ±0.5% of Ur
takes over
Start overvoltage, step 1 - 2 (2.0 - 200.0)% of UBase ±0.5% of Ur at U ≤ Ur
±0.5% of U at U > Ur
Overvoltage:
Start time at 0.8 x Uset to 1.2 x Uset Min. = 15 ms -
Max. = 30 ms
Reset time at 1.2 x Uset to 0.8 x Uset Min. = 15 ms -
Max. = 30 ms
Undervoltage:
Start time at 1.2 x Uset to 0.8 x Uset Min. = 15 ms -
Max. = 30 ms
Reset time at 1.2 x Uset to 0.8 x Uset Min. = 15 ms -
Max. = 30 ms
Overvoltage:
Inverse time characteristics, see table 4 curve types See table 1158
1158
Undervoltage:
Inverse time characteristics, see table 3 curve types See table 1159
1159
High and low voltage limit, voltage (1.0 - 200.0)% of UBase ±1.0% of Ur at U ≤ Ur
dependent operation, step 1 - 2 ±1.0% of U at U > Ur
The multi-purpose filter function block (SMAIHPAC) is arranged as a three-phase filter. It has
very much the same user interface (e.g. inputs and outputs) as the standard pre-processing
function block SMAI. However the main difference is that it can be used to extract any
frequency component from the input signal. Thus it can, for example, be used to build sub-
synchronous resonance protection for synchronous generator.
SMAIHPAC
BLOCK AI3P
G3P* AI1
AI2
AI3
AI4
IEC13000180-1-en.vsd
IEC13000180 V1 EN-US
PID-6733-INPUTSIGNALS v1
PID-6733-OUTPUTSIGNALS v1
PID-6733-SETTINGS v1
For all four analogue input signals into this filter (i.e. three phases and the residual quantity)
the input samples from the TRM module which are coming at rate of 20 samples per
fundamental system cycle are first stored. When enough samples are available in the internal
memory, the phasor values at set frequency defined by the setting parameter SetFrequency
are calculated. The following values are internally available for each of the calculated phasors:
• Magnitude
• Phase angle
• Exact frequency of the extracted signal
Note that the special filtering algorithm is used to extract these phasors. This algorithm is
different from the standard one-cycle Digital Fourier Filter typically used by the numerical
IEDs. This filter provides extremely good accuracy of measurement and excellent noise
rejection, but at the same time it has much slower response time. It is capable to extract
phasor (i.e. magnitude, phase angle and actual frequency) of any signal (e.g. 37,2Hz) present in
the waveforms of the connected CTs and/or VTs. The magnitude and the phase angle of this
phasor are calculated with very high precision. For example the magnitude and phase angle of
the phasor can be estimated even if it has magnitude of one per mille (i.e. 1‰ ) in comparison
to the dominating signal (e.g. the fundamental frequency component). Several instances of
this function block are provided. These instances are fully synchronized between each-other in
respect of phase angle calculation. Thus if two multi-purpose filters are used for some
application, one for current and the second one for the voltage signals, the power values (i.e. P
& Q) at the set frequency can be calculated from them by the over-/under-power function or
CVMMXN measurement function block.
In addition to these phasors the following quantities are internally calculated as well:
In order to properly calculate phase-to-phase phasors from the individual phase phasors or
vice versa, the setting parameters ConnectionType is provided. It defines what quantities (i.e.
individual phases or phase-to-phase quantities) are physically connected to the IED analogue
inputs by wiring. Then the IED knows which one of them are the measured quantities and the
other one is then internally calculated. This setting is only important for the VT inputs, because
the CTs are typically star connected all the time.
Thus when this filter is used in conjunction with multi-purpose protection function or
overcurrent function or over-voltage function or over-power function many different
protection applications can be arranged. For example the following protection, monitoring or
measurement features can be realized:
The filter output can also be connected to the measurement function blocks such as CVMMXN
(Measurements), CMMXU (Phase current measurement), VMMXU (Phase-phase voltage
measurement), etc.
The filter has as well additional capability to report the exact frequency of the extracted signal.
Thus the user can check the actual frequency of some phenomenon in the power system (e.g.
frequency of the sub-synchronous currents) and compare it with expected value obtained
previously by either calculation or simulation. For the whole three-phase filter group the
frequency of the signal connected to the first input (i.e. phase L1) is reported. This value can be
then used either by over-/under-frequency protections or reported to the built-in HMI or any
other external client via the measurement blocks such is the CVMMXN.
How many samples in the memory are used for the phasor calculation depends on the setting
parameter FilterLength. Table 424 gives overview of the used number of samples for phasor
calculation by the filter. Note that the used number of samples is always a power of number
two.
Note that the selected value for the parameter FilterLength automatically defines certain filter
properties as described below:
First in order to secure proper filter operation the selected length of the filter shall always be
longer than three complete periods of the signal which shall be extracted. Actually the best
results are obtained if at least five complete periods are available within the filtering window.
Thus, this filter feature will limit which filter lengths can be used to extract low frequency
signals. For example if 16,7 Hz signal shall be extracted the minimum filter length in
milliseconds shall be:
1000
3× = 180ms
16.7
EQUATION000028 V1 EN-US (Equation 175)
Thus based on the data from Table 424 the minimum acceptable value for this parameter
would be “FilterLength = 0.2 s” but more accurate results will be obtained by using
“FilterLength = 0.5 s”
Second feature which is determined by the selected value for parameter FilterLength is the
capability of the filter to separate the desired signal from the other disturbing signals which
may have similar frequency value. Note that the filter output will be the phasor with the
highest magnitude within certain “pass frequency band” around the SetFrequency. Table 425
defines the natural size of this pass frequency band for the filter, depending on the selected
value for parameter FilterLength.
Thus the longer length of the filter the better capability it has to reject the disturbing signals
close to the required frequency component and any other noise present in the input signal
waveform. For example if 46 Hz signal wants to be extracted in 50Hz power system, then from
Table 425 it can be concluded that “FilterLength=1,0 s” shall be selected as a minimum value.
However if frequency deviation of the fundamental frequency signal in the power system are
taken into account it may be advisable to select “FilterLength=2,0 s” for such application.
Note that in case when no clear magnitude peak exist in the set pass frequency band the filter
will return zero values for the phasor magnitude and angle while the signal frequency will have
value minus one. Finally the set value for parameter FilterLength also defines the response
time of the filter after a step change of the measured signal. The filter will correctly estimate
the new signal magnitude once 75% of the filter length has been filed with the new signal value
(i.e. after the change).
If for any reason this natural frequency band shall be extended (e.g. to get accurate but wider
filter) it is possible to increase the pass band by entering the value different from zero for
parameter FreqBandWidth. In such case the total filter pass band can be defined as:
Example if in 60Hz system the selected values are “FilterLength =1.0 s” and “FreqBandWidth =
5.0” the total filter pass band will be ±(3.6+5.0/2)= ± 6.1 Hz.
It shall be noted that the phasor calculation is relatively computation demanding (required
certain amount of the CPU processing time). In order to control the CPU usage for this filter,
the setting parameter OverLap is used. This setting parameter defines how often the new
phasor value is calculated during time period defined by the set value for the parameter
FilterLength (see Table 424). The following list gives some examples how this parameter
influence the calculation rate for the extracted phasor:
• when OverLap=0% the new phasor value is calculated only once per FilterLength
• when OverLap=50% the new phasor value is calculated two times per FilterLength
• when OverLap=75% the new phasor value is calculated four times per FilterLength
• when OverLap=90% the new phasor value is calculated ten times per FilterLength
In the following Figure an example from an installation of this filter on a large, 50 Hz turbo
generator with a rating in excess of 1000 MVA is presented. In this installation filter is used to
measure the stator sub-synchronous resonance currents. For this particular installation the
following settings were used for the filter:
• SetFrequency= 31.0 Hz
• FilterLength= 1.0 s
• OverLap = 75%
• FreqBandWidth= 0.0 Hz
IEC13000178-2-en.vsd
IEC13000178 V3 EN-US
b) RMS value of the sub-synchronous resonance current extracted by the filter in primary
amperes.
c) Frequency of the extracted sub-synchronous resonance current provided by the filter in Hz.
Note the very narrow scale on the y-axle for b) and c). Such small scale as well indicates with
which precision and consistency the filter calculates the phasor magnitude and frequency of
the extracted stator sub-synchronous current component.
With above given settings the sub-synchronous current magnitude and frequency are
calculated approximately four times per second (that is, correct value is four times per 1024
ms).
14.1.1 Identification
M14870-1 v5
Open or short circuited current transformer cores can cause unwanted operation of many
protection functions such as differential, earth-fault current and negative-sequence current
functions.
Current circuit supervision (CCSSPVC) compares the residual current from a three phase set of
current transformer cores with the neutral point current on a separate input taken from
another set of cores on the current transformer.
A detection of a difference indicates a fault in the circuit and is used as alarm or to block
protection functions expected to give inadvertent tripping.
CCSSPVC
I3P* FAIL
IREF* ALARM
BLOCK
IEC13000304-1-en.vsd
IEC13000304 V1 EN-US
14.1.4 Signals
PID-6806-INPUTSIGNALS v2
PID-6806-OUTPUTSIGNALS v2
14.1.5 Settings
PID-6806-SETTINGS v2
Current circuit supervision CCSSPVC compares the absolute value of the vectorial sum of the
three phase currents |ΣIphase| and the absolute value of the residual current |Iref| from
another current transformer set, see figure 376.
The FAIL output will be set to high when the following criteria are fulfilled:
• The numerical value of the difference |ΣIphase| – |Iref| is higher than 80% of the numerical
value of the sum |ΣIphase| + |Iref|.
• The numerical value of the current |ΣIphase| – |Iref| is equal to or higher than the set
operate value IMinOp.
• No phase current has exceeded Ip>Block during the last 10 ms.
• CCSSPVC is enabled by setting Operation = On.
The FAIL output remains activated 100 ms after the AND-gate resets when being activated for
more than 20 ms. If the FAIL lasts for more than 150 ms an ALARM will be issued. In this case
the FAIL and ALARM will remain activated 1 s after the AND-gate resets. This prevents
unwanted resetting of the blocking function when phase current supervision element(s)
operate, for example, during a fault.
40 ms 100 ms
IEC05000463-3-en.vsd
IEC05000463 V3 EN-US
Figure 376: Simplified logic diagram for Current circuit supervision CCSSPVC
The operate characteristic is percentage restrained, which is shown in Figure 377.
| åI phase | - | I ref |
Slope = 1
Operation
Slope = 0.8
area
I MinOp
| åI phase | + | I ref |
99000068.vsd
IEC99000068 V1 EN-US
Due to the formulas for the axis compared, |SIphase | - |I ref | and |S I phase | + |
I ref | respectively, the slope can not be above 1.
14.2.1 Identification
M14869-1 v4
The aim of the fuse failure supervision function (FUFSPVC) is to block voltage measuring
functions at failures in the secondary circuits between the voltage transformer and the IED in
order to avoid inadvertent operations that otherwise might occur.
The fuse failure supervision function basically has three different detection methods, negative
sequence and zero sequence based detection and an additional delta voltage and delta current
detection.
The negative sequence detection algorithm is recommended for IEDs used in isolated or high-
impedance earthed networks. It is based on the negative-sequence quantities.
The zero sequence detection is recommended for IEDs used in directly or low impedance
earthed networks. It is based on the zero sequence measuring quantities.
The selection of different operation modes is possible by a setting parameter in order to take
into account the particular earthing of the network.
A criterion based on delta current and delta voltage measurements can be added to the fuse
failure supervision function in order to detect a three phase fuse failure, which in practice is
more associated with voltage transformer switching during station operations.
FUFSPVC
I3P* BLKZ
U3P* BLKU
BLOCK 3PH
CBCLOSED DLD1PH
MCBOP DLD3PH
DISCPOS STDI
BLKTRIP STDIL1
STDIL2
STDIL3
STDU
STDUL1
STDUL2
STDUL3
IEC14000065-1-en.vsd
IEC14000065 V1 EN-US
14.2.4 Signals
PID-3492-INPUTSIGNALS v9
PID-3492-OUTPUTSIGNALS v9
14.2.5 Settings
PID-3492-SETTINGS v9
The zero and negative sequence function continuously measures the currents and voltages in
all three phases and calculates, see figure 379:
The measured signals are compared with their respective set values 3U0> and 3I0<, 3U2> and
3I2<.
The function enable the internal signal FuseFailDetZeroSeq if the measured zero-sequence
voltage is higher than the set value 3U0> and the measured zero-sequence current is below the
set value 3I0<.
The function enable the internal signal FuseFailDetNegSeq if the measured negative sequence
voltage is higher than the set value 3U2> and the measured negative sequence current is below
the set value 3I2<.
A drop out delay of 100 ms for the measured zero-sequence and negative sequence current will
prevent a false fuse failure detection at un-equal breaker opening at the two line ends.
Sequence Detection
3I0< CurrZeroSeq
IL1
Zero 3I0
sequence
filter 100 ms CurrNegSeq
a
IL2 a>b t
b
Negative 3I2
sequence
IL3 filter FuseFailDetZeroSeq
AND
100 ms
a
a>b t
3I2< b
FuseFailDetNegSeq
AND
3U0>
VoltZeroSeq
UL1
Zero
sequence a 3U0
a>b
b
filter
UL2 VoltNegSeq
Negative
sequence a 3U2
a>b
UL3 filter b
3U2>
IEC10000036-2-en.vsd
IEC10000036 V2 EN-US
The input BLOCK signal is a general purpose blocking signal of the fuse failure supervision
function. It can be connected to a binary input of the IED in order to receive a block command
from external devices or can be software connected to other internal functions of the IED itself
in order to receive a block command from internal functions. Through OR gate it can be
connected to both binary inputs and internal function outputs.
The input BLKTRIP is intended to be connected to the trip output from any of the protection
functions included in the IED. When activated for more than 20 ms, the operation of the fuse
failure is blocked; a fixed drop-out timer prolongs the block for 100 ms. The aim is to increase
the security against unwanted operations during the opening of the breaker, which might
cause unbalance conditions for which the fuse failure might operate.
The output signal BLKZ will also be blocked if the internal dead line detection is activated. The
dead line detection signal has a 200 ms drop-out time delay.
The input signal MCBOP is supposed to be connected via a terminal binary input to the N.C.
auxiliary contact of the miniature circuit breaker protecting the VT secondary circuit. The
MCBOP signal sets the output signals BLKU and BLKZ in order to block all the voltage related
functions when the MCB is open independent of the setting of OpMode selector. The
additional drop-out timer of 150 ms prolongs the presence of MCBOP signal to prevent the
unwanted operation of voltage dependent function due to non simultaneous closing of the
main contacts of the miniature circuit breaker.
The input signal DISCPOS is supposed to be connected via a terminal binary input to the N.C.
auxiliary contact of the line disconnector. The DISCPOS signal sets the output signal BLKU in
order to block the voltage related functions when the line disconnector is open. The
impedance protection function is not affected by the position of the line disconnector since
there will be no line currents that can cause malfunction of the distance protection. If
DISCPOS=0 it signifies that the line is connected to the system and when the DISCPOS=1 it
signifies that the line is disconnected from the system and the block signal BLKU is generated.
The output BLKU can be used for blocking the voltage related measuring functions
(undervoltage protection, energizing check and so on) except for the impedance protection.
The function output BLKZ shall be used for blocking the impedance protection function.
A simplified diagram for the functionality is found in figure 380. The calculation of the changes
of currents and voltages is based on a sample analysis algorithm. The calculated delta
quantities are compared with their respective set values DI< and DU>. The algorithm detects a
fuse failure if a sufficient change in voltage without a sufficient change in current is detected
in each phase separately. The following quantities are calculated in all three phases:
The internal FuseFailDetDUDI signal is activated if the following conditions are fulfilled:
• The magnitude of the phase-ground voltage has been above UPh> for more than 1.5 cycles
(i.e. 30 ms in a 50 Hz system)
• The magnitudes of DU in three phases are higher than the corresponding setting DU>
• The magnitudes of DI in three phases are below the setting DI<
In addition to the above conditions, at least one of the following conditions shall be fulfilled in
order to activate the internal FuseFailDetDUDI signal:
• The magnitude of the phase currents in three phases are higher than the setting IPh>
• The circuit breaker is closed (CBCLOSED = True)
The first criterion means that detection of failure in three phases together with high current
for the three phases will set the output. The measured phase current is used to reduce the risk
of false fuse failure detection. If the current on the protected line is low, a voltage drop in the
system (not caused by fuse failure) may be followed by current change lower than the setting
DI<, and therefore a false fuse failure might occur.
The second criterion requires that the delta condition shall be fulfilled at the same time as
circuit breaker is closed. If CBCLOSED input is connected to FALSE , then only the first criterion
can enable the delta function.If the DUDI detections of three phases set the internal signal
FuseFailDetDUDI at the level high, then the signal FuseFailDetDUDI will remain high as long as
the voltages of three phases are lower then the setting Uph>.
In addition to fuse failure detection, two internal signals DeltaU and DeltaI are also generated
by the delta current and delta voltage DUDI detection algorithm. The internal signals DelatU
and DeltaI are activated when a sudden change of voltage, or respectively current, is detected.
The detection of the sudden change is based on a sample analysis algorithm. In particular
DelatU is activated if at least three consecutive voltage samples are higher then the setting
DU>. In a similar way DelatI is activated if at least three consecutive current samples are higher
then the setting DI<. When DeltaU or DeltaI are active, the output signals STDUL1, STDUL2,
STDUL3 and respectively STDIL1, STDIL2, STDIL3, based on a sudden change of voltage or
current detection, are activated with a 20 ms time off delay. The common start output signals
STDU or STDI are activated with a 60 ms time off delay, if any sudden change of voltage or
current is detected.
The delta function (except the sudden change of voltage and current detection)
is deactivated by setting the parameter OpDUDI to Off.
DUDI Detection
DUDI detection Phase 1
DeltaIL1
IL1
IL2
IL3 DI detection based on sample analysis OR
DI<
UL1
IL1 DeltaIL2
IL2 DUDI detection Phase 2
DeltaUL2
IL3
UL2 Same logic as for phase 1
IL1 DeltaIL3
DUDI detection Phase 3
IL2
DeltaUL3
IL3
UL3 Same logic as for phase 1
UL1
a
a<b
b
IL1
a
a>b
IPh> b AND
OR AND
CBCLOSED AND OR
UL2
a
a<b
b
IL2
a
a>b
b AND
OR AND
AND OR
UL3
a
a<b
b
IL3
a
a>b
b AND
OR AND
AND OR FuseFailDetDUDI
AND
IEC12000166-3-en.vsd
IEC12000166 V3 EN-US
Figure 380: Simplified logic diagram for the DU/DI detection part
intBlock
STDI
AND
20 ms
DeltaIL1 STDIL1
t AND
OR
20 ms
DeltaIL2
t STDIL2
AND
20 ms
DeltaIL3
t
STDIL3
AND
STDU
AND
20 ms
DeltaUL1 STDUL1
t AND
OR
20 ms
DeltaUL2
t STDUL2
AND
20 ms
DeltaUL3
t
STDUL3
AND
IEC12000165-1-en.vsd
IEC12000165 V1 EN-US
Figure 381: Internal signals DeltaU or DeltaI and the corresponding output signals
A simplified diagram for the functionality is found in figure 382. A dead phase condition is
indicated if both the voltage and the current in one phase is below their respective setting
values UDLD< and IDLD<. If at least one phase is considered to be dead the output DLD1PH
and the internal signal DeadLineDet1Ph is activated. If all three phases are considered to be
dead the output DLD3PH is activated
IL3
a
a<b
b
IDLD<
DeadLineDet1Ph
UL1
a AND
a<b
b OR DLD1PH
AND
UL2
a AND
a<b
b
AND DLD3PH
UL3 AND
a AND
a<b
b
UDLD<
intBlock
IEC10000035-1-en.vsd
IEC10000035 V2 EN-US
Figure 382: Simplified logic diagram for Dead Line detection part
A simplified diagram for the functionality is found in figure 383. The fuse failure supervision
function (FUFSPVC) can be switched on or off by the setting parameter Operation to On or
Off.
For increased flexibility and adaptation to system requirements an operation mode selector,
OpMode, has been introduced to make it possible to select different operating modes for the
negative and zero sequence based algorithms. The different operation modes are:
The delta function can be activated by setting the parameter OpDUDI to On. When selected it
operates in parallel with the sequence based algorithms.
If the fuse failure situation is present for more than 5 seconds and the setting parameter
SealIn is set to On it will be sealed in as long as at least one phase voltages is below the set
value USealIn<. This will keep the BLKU and BLKZ signals activated as long as any phase
voltage is below the set value USealIn<. If all three phase voltages drop below the set value
USealIn< and the setting parameter SealIn is set to On the output signal 3PH will also be
activated. The signals 3PH, BLKU and BLKZ will now be active as long as any phase voltage is
below the set value USealIn<.
If SealIn is set to On the fuse failure condition lasting more then 5 seconds is stored in the non-
volatile memory in the IED. At start-up of the IED (due to auxiliary power interruption or re-
start due to configuration change) it uses the stored value in its non-volatile memory and re-
establishes the conditions that were present before the shut down. All phase voltages must be
restored above USealIn< before fuse failure is de-activated and resets the signals BLKU, BLKZ
and 3PH.
The output signal BLKU will also be active if all phase voltages have been above the setting
USealIn< for more than 60 seconds, the zero or negative sequence voltage has been above the
set value 3U0> and 3U2> for more than 5 seconds, all phase currents are below the setting
IDLD< (criteria for open phase detection) and the circuit breaker is closed (input CBCLOSED is
activated).
If a MCB is used then the input signal MCBOP is to be connected via a binary input to the N.C.
auxiliary contact of the miniature circuit breaker protecting the VT secondary circuit. The
MCBOP signal sets the output signals BLKU and BLKZ in order to block all the voltage related
functions when the MCB is open independent of the setting of OpMode or OpDUDI. An
additional drop-out timer of 150 ms prolongs the presence of MCBOP signal to prevent the
unwanted operation of voltage dependent function due to non simultaneous closing of the
main contacts of the miniature circuit breaker.
The input signal DISCPOS is supposed to be connected via a terminal binary input to the N.C.
auxiliary contact of the line disconnector. The DISCPOS signal sets the output signal BLKU in
order to block the voltage related functions when the line disconnector is open. The
impedance protection function does not have to be affected since there will be no line currents
that can cause malfunction of the distance protection.
TEST ACTIVE
AND
BlocFuse = Yes
BLOCK intBlock
OR
BLKTRIP 20 ms 100 ms
AND t t
FusefailStarted
AND
Any UL < UsealIn<
FuseFailDetDUDI
AND 5s
OpDUDI = On
OR t
FuseFailDetZeroSeq
AND
AND
FuseFailDetNegSeq
AND
UNsINs OR
UZsIZs OR
UZsIZs OR UNsINs
OpMode
UZsIZs AND UNsINs
OptimZsNs
OR
CurrZeroSeq
a AND
CurrNegSeq a>b
b
AND
DeadLineDet1Ph 200 ms
AND BLKZ
t OR AND
150 ms
MCBOP t
AND BLKU
60 s
t OR OR
All UL > UsealIn<
AND
VoltZeroSeq 5s
VoltNegSeq OR t
AllCurrLow
CBCLOSED
DISCPOS IEC10000033-2-en.vsd
IEC10000033 V2 EN-US
Figure 383: Simplified logic diagram for fuse failure supervision function, Main logic
Different protection functions within the protection IED operates on the basis of measured
voltage at the relay point. Some example of protection functions are:
These functions can operate unintentionally, if a fault occurs in the secondary circuits between
voltage instrument transformers and the IED. These unintentional operations can be
prevented by fuse failure supervision (VDSPVC).
VDSPVC is designed to detect fuse failures or faults in voltage measurement circuit, based on
phase wise comparison of voltages of main and pilot fused circuits. VDSPVC blocking output
can be configured to block functions that need to be blocked in case of faults in the voltage
circuit.
VDSPVC
U3P1* MAINFUF
U3P2* PILOTFUF
BLOCK U1L1FAIL
U1L2FAIL
U1L3FAIL
U2L1FAIL
U2L2FAIL
U2L3FAIL
IEC14000048-1-en.vsd
IEC12000142 V2 EN-US
14.3.4 Signals
PID-3485-INPUTSIGNALS v8
PID-3485-OUTPUTSIGNALS v8
14.3.5 Settings
PID-3485-SETTINGS v8
VDSPVC requires six voltage inputs, which are the three phase voltages on main and pilot fuse
groups. The initial voltage difference between the two groups is theoretical zero in the healthy
condition. Any subsequent voltage difference will be due to a fuse failure.
If the main fuse voltage becomes smaller than the pilot fuse voltage (vMainL1 < vPilotL1 or
vMainL2 < vPilotL2 or vMainL3 < vPilotL3) and the voltage difference exceeds the operation
level (Ud>MainBlock), a blocking signal will be initiated to indicate the main fuse failure and
block the voltage-dependent functions. In addition, the function also indicates the phase in
which the voltage reduction has occurred.
If the pilot fuse voltage becomes smaller than the main fuse voltage (vPilotL1 < vMainL1 or
vPilotL2 < vMainL2 or vPilotL3 < vMainL3) and the voltage difference exceeds the operation
level (Ud>PilotAlarm), an alarm signal will be initiated to indicate the pilot fuse failure and also
the faulty phase where the voltage reduction occurred.
When SealIn is set to On and the fuse failure has last for more than 5 seconds, the blocked
protection functions will remain blocked until normal voltage conditions are restored above
the USealIn setting. Fuse failure outputs are deactivated when normal voltage conditions are
restored.
5s
a
a<b AND OR t
USealIn b
SealIn=0
vPilotL1
+
vMainL1 -
å MAX a U1L1FAIL
OR
a>b AND
Ud>MainBlock b MAINFAIL
OR
0
MIN ABS a
a>b AND U2L1FAIL
Ud> PilotAlarm b
BLOCK
OR PILOTFAIL
vPilotL2 U1L2FAIL
vMainL2 Phase L2, same as Phase L1 U2L2FAIL
vPilotL3 U1L3FAIL
vMainL3 Phase L3, same as Phase L1 U2L3FAIL
IEC12000144-1-en.vsd
IEC12000144 V1 EN-US
14.4.1 Identification
GUID-C7108931-DECA-4397-BCAF-8BFF3B57B4EF v2
Delta supervision function is used to quickly detect (sudden) changes in the network. This can,
for example, be used to detect faults in the power system networks and islanding in grid
networks. Voltage based delta supervision (DELVSPVC) is needed at the grid interconnection
point.
DELVSPVC
U3P* START
BLOCK STARTL1
STARTL2
STARTL3
STRISE
STRISEL1
STRISEL2
STRISEL3
STLOW
STLOWL1
STLOWL2
STLOWL3
DELMAGL1
DELMAGL2
DELMAGL3
IEC18000007‐1‐en.vsdx
IEC18000007 V1 EN-US
14.4.4 Signals
PID-7097-INPUTSIGNALS v1
PID-7097-OUTPUTSIGNALS v1
14.4.5 Settings
PID-7097-SETTINGS v1
The delta supervision function is a phase segregated function. Following are the features of
DELVSPVC:
Signal pre‐processing
fundamental DFT
opMode= RMS/DFTMag
harmonic extraction
Magnitude based STARTMAG
delta calculation DELMAGLx
MinValueCheck AND
BLOCK
IEC18000008-1-en.vsdx
IEC18000008 V1 EN-US
Figure 387: Simplified logic diagram for voltage based delta supervision DELVSPVC
The setting Umin is used to check and release the signals for the delta supervision. The delta
detection is blocked for 2 cycles by Umin comparator for angle shift mode.
This method uses the instantaneous sample for delta detection. The logic of this scheme is
given in Figure 388. The instantaneous difference between the present sample and the one
cycle (or two cycle) old sample is used for the delta detection. The change (delta) is verified for
three continuous samples in order to release the start signal. Once the start signal is set, any
subsequent change in sample values within 60 ms will not be detected. The DELU> setting will
be set in % of UB. The sample based delta is selectable for one cycle/two cycle operation,
based on the OpMode setting.
Old value buffer
Voltage sample input
1 cycle /
2 cycle
‐ Abs
60ms
>
StartSampleDelta
AND t
DelU>
q‐1
q‐1
IEC17000199-2-en.vsdx
IEC17000199 V2 EN-US
Figure 388: Simplified logic diagram for sample based delta detection
This mode uses the RMS or DFT magnitude value of the voltage signal for the delta detection.
The logic of this scheme is given in Figure 389. Difference between the present value and the
old value is used for the delta detection. The old value is chosen based on the setting DeltaT,
which is defined as the number of old power cycles.
The function has an execution cycle time of 3 ms. For a DeltaT setting of 3, the
old value is 60 ms. Therefore, accuracy of the old cycle data depends upon the
execution cycle.
The output of the comarator is ascertained for half a cycle before releasing a STARTMAG
signal. In DELVSPVC, the DelU> setting is set in % of UB. RMS based delta will have poor
accuracy if the signal contains harmonics and other frequency components. DFT Mag based
delta will operate better in these conditions.
Additional information for the STARTRISE and STARTLOW outputs of the delta are also
available in this mode. The STARTRISE and STARTLOW outputs will be sealed by the start
signal. These outputs explains the reason for the STARTMAG signal.
Seal‐in STARTLOW
logic
0.1
>
IEC17000200-2-en.vdsx
IEC17000200 V2 EN-US
Figure 389: Simplified logic diagram for RMS/DFT based delta detection
The Vector shift selection in the OpMode setting is used to set the DELVSPVC function to
operate. A change in magnitude will not have any impact on this supervision. Angle shift is
measured based on the half cycle time (HCTime) as shown in Figure 390. The figure shows a
waveform shift of 40 degree in the voltage waveform. There are two half cycle time which is
affected by this angle shift namely, HCTime(k-1) and HCTime(k). A cumulative difference of
two HCTime difference is calculated to get an accurate estimate of the angle shift. This angle
shift is compared with DelUang> setting to release the STARTANGLE signal.
The logic for this mode is given in Figure 391. The DelUAng> setting will be set in absolute
degrees.
Voltage
Angle shift= [{Hctime(k) ‐ Hctime(k‐2)} + {Hctime(k‐1) ‐ Hctime(k‐3)}]
Angle shift
IEC17000210-1-en.vsdx
IEC17000210 V1 EN-US
ULx Angle shift
calculation
0.5 cycle
Abs Delta Angle
> t
DelUang> STARTANGLE
Frequency difference of last 2 cycles AND
> AND
0.2 Hz
IEC18000902-1-en.vsdx
IEC18000902 V1 EN-US
Figure 391: Simplified logic diagram for angle based delta detection
14.5.1 Identification
GUID-0B735A27-6A7D-40E1-B981-91B689608495 v1
Delta supervision function is used to quickly detect (sudden) changes in the network. This can,
for example, be used to detect disturbances in the power system network. Current based delta
supervision (DELISPVC) provides selectivity between load change and the fault.
Present power system has many power electronic devices or FACTS devices, which injects a
large number of harmonics into the system. The function has additional features of 2nd
harmonic blocking and 3rd harmonic start level adaption. The 2nd harmonic blocking secures
the operation during the transformer charging, when high inrush currents are supplied into
the system.
DELISPVC
I3P* START
BLOCK STARTL1
STARTL2
STARTL3
STRISE
STRISEL1
STRISEL2
STRISEL3
STLOW
STLOWL1
STLOWL2
STLOWL3
ADAPTVAL
HARM2BLK
DELMAGL1
DELMAGL2
DELMAGL3
IEC18000005-1-en.vsdx
IEC18000005 V1 EN-US
14.5.4 Signals
PID-7098-INPUTSIGNALS v1
PID-7098-OUTPUTSIGNALS v1
14.5.5 Settings
PID-7098-SETTINGS v1
The delta supervision function is a phase segregated function. Following are the features of
DELISPVC:
Signal pre‐processing
fundamental DFT
opMode= RMS/DFTMag
harmonic extraction
Magnitude based STARTMAG
delta calculation DELMAGLx
DFTMagToComp
rd
3 harmonic based
ADAPTVAL
adaption nd HARM2BLK
2 harmonic
blocking
AND
MinValueCheck
BLOCK
IEC18000006-1-en.vsdx
IEC18000006 V1 EN-US
Figure 393: Simplified logic diagram for current based delta supervision DELISPVC
The setting Imin is used to check and release the signals for the delta supervision. This setting
can be used to obtain selectivity between load current and fault current.
• Instantaneous 1 cycle
• Instantaneous 2 cycle
• True RMS
• DFT mag
This method uses the buffer of instantaneous sample for delta detection. The logic of this
scheme is given in Figure 394. The instantaneous difference between the present sample and
the one cycle (or two cycle) old sample is used for the delta detection. The change (vectorial
delta) is verified for three continuous samples in order to release the start signal. This delta
calculation is affected by angle or magnitude or both changes in the signal in the last one
cycle/two cycle. It is also known as vectorial delta scheme. Once the start signal is set, any
subsequent change in sample values within 60 ms will not be detected. The DelI> setting will
be set in % of IB. The sample based delta is selectable for one cycle/two cycle operation, based
on the OpMode setting.
Old value buffer
Current Samples 1 cycle /
2 cycle
‐
60ms
Abs
> AND
StartSampleDelta
t
DelI>
q‐1
q‐1
IEC17000191-2-en.vsdx
IEC17000191 V2 EN-US
Figure 394: Simplified logic diagram for sample based delta detection
This mode uses the RMS or DFT magnitude value of the current signal for the delta detection.
The logic of this scheme is given in Figure 395. Difference between the present value and the
old value is used for the delta detection. The old value is chosen based on the setting DeltaT,
which is defined as the number of old power cycles.
The function has an execution cycle of 3 ms. For a DeltaT setting of 3, the old
value is 60 ms. Therefore, accuracy of the old cycle data depends upon the
execution cycle.
The output of the comparator is ascertained for half a cycle before releasing a STARTMAG
signal. In DELISPVC, the DelI> setting is set in % of IB.
Additional information for the STARTRISE and STARTLOW outputs of the delta are also
available in this mode. The STARTRISE and STARTLOW outputs will be sealed by the start
signal. These outputs explains the reason for the STARTMAG signal.
Seal‐in STARTLOW
logic
0.1
>
Seal‐in STARTRISE
> logic
RMS Input Delay defined by ‐0.1
DeltaT
0. 5 cycle
‐ Abs STARTMAG
> t
DelI>
IEC17000192-2-en.vsdx
IEC17000192 V2 EN-US
Figure 395: Simplified logic diagram for RMS based delta detection
Presence of the harmonics is another reason for maloperation of the delta based protection.
The 2nd harmonic blocking is an additional security feature in this function. It can be enabled
by the EnaHarm2Blk setting. If the ratio of 2nd harmonic frequency signal magnitude to the
fundamental frequency magnitude is greater than the set level harmBlkLev, then this feature
will block the start signal of the delta protection. The logic for this functionality is shown in
Figure 396. The tON of 1.25 cycle is added to ensure a reliable harmonic blocking. The tOFF of 2
cycles is added to block the operation during any sudden increase in the current load.
EnaHarm2Blk
2 cycles
t HARM2BLK
DFTInput‐2ndHarm AND
< 1.25 cycle
t
DFTInput ‐ fundamental
X
HarmBlkLev
IEC17000194-2-en.vsdx
IEC17000194 V2 EN-US
Figure 396: Simplified logic diagram for 2nd harmonic blocking logic
Present days power system network has high amount of the 3rd harmonics presence due to
heavy power electronic devices. In such case, many networks modify the settings based on the
3rd harmonic present in the system. Delta supervision can be adapted based on the 3rd
harmonic present in the signal. When OpMode is set to DFTMag and EnStValAdap is set to is
Enable, then the setting DelI> will change based on the StValGrad setting if the third harmonic
is greater than the set level defined by the Harm3Level setting. The logic for this functionality
is shown in Figure 397.
DeltaMode = DFTMag
EnStValAdap = Enable/Disable
2 cycle
t ADAPTSTLEV
rd
DFTInput ‐ 3 Harmonics AND
< 1.25 cycle
DFTInput ‐ fundamental t
X
Harm3Lev
StValGrad X T DeltaMagToComp
F
DelI>
IEC17000195-2-en.vsdx
IEC17000195 V2 EN-US
Figure 397: Simplified logic diagram for 3rd harmonic restrain of MagStVal setting
Since this mode is adaptably changing the setting, the tOFF time is mandatory to ensure the
reliable operation during any sudden change.
14.6.1 Identification
GUID-66CFBA71-B3A4-489F-B7F4-F1909B75E1DD v1
Delta supervision functions are used to quickly detect (sudden) changes in the power system.
Real input delta supervision (DELSPVC) function is a general delta function. It is used to detect
the change measured qualities over a settable time period, such as:
• Power
• Reactive power
• Temperature
• Frequency
• Power factor
DELSPVC
BLOCK START
INPUT STRISE
STLOW
DELREAL
IEC17000202-1-en.vsdx
IEC17000202 V1 EN-US
14.6.4 Signals
PID-7096-INPUTSIGNALS v1
PID-7096-OUTPUTSIGNALS v1
14.6.5 Settings
PID-7096-SETTINGS v1
Delta supervision of real input DELSPVC is a general delta function with the following features:
Seal‐in STARTLOW
Logic
>
0.1
Seal‐in STARTRISE
Logic
REALIN Delay defined by >
‐0.1
DeltaT
0. 5 cycle
‐ Abs
> t
DelStLevel
tHold
& t
>
MinStVal
IEC17000203-1-en.vsdx
IEC17000203 V1 EN-US
The outputs STARTRISE and STARTLOW are released based on the difference (respectively
above and below) from the old value at the instant when the START signal is released.
Section 15 Control
15.1 Synchrocheck, energizing check, and synchronizing
SESRSYN IP14558-1 v4
15.1.1 Identification
M14889-1 v4
SYMBOL-M V1 EN-US
The Synchronizing function allows closing of asynchronous networks at the correct moment
including the breaker closing time, which improves the network stability.
Synchrocheck, energizing check, and synchronizing (SESRSYN) function checks that the
voltages on both sides of the circuit breaker are in synchronism, or with at least one side dead
to ensure that closing can be done safely.
SESRSYN function includes a built-in voltage selection scheme for double bus and 1½ breaker
or ring busbar arrangements.
Manual closing as well as automatic reclosing can be checked by the function and can have
different settings.
For systems, which can run asynchronously, a synchronizing feature is also provided. The main
purpose of the synchronizing feature is to provide controlled closing of circuit breakers when
two asynchronous systems are in phase and can be connected. The synchronizing feature
evaluates voltage difference, phase angle difference, slip frequency and frequency rate of
change before issuing a controlled closing of the circuit breaker. Breaker closing time is a
setting.
SESRSYN
U3PBB1* SYNOK
U3PBB2* AUTOSYOK
U3PLN1* AUTOENOK
U3PLN2* MANSYOK
BLOCK MANENOK
BLKSYNCH TSTSYNOK
BLKSC TSTAUTSY
BLKENERG TSTMANSY
B1QOPEN TSTENOK
B1QCLD USELFAIL
B2QOPEN B1SEL
B2QCLD B2SEL
LN1QOPEN LN1SEL
LN1QCLD LN2SEL
LN2QOPEN SYNPROGR
LN2QCLD SYNFAIL
UB1OK UOKSYN
UB1FF UDIFFSYN
UB2OK FRDIFSYN
UB2FF FRDIFFOK
ULN1OK FRDERIVA
ULN1FF UOKSC
ULN2OK UDIFFSC
ULN2FF FRDIFFA
STARTSYN PHDIFFA
TSTSYNCH FRDIFFM
TSTSC PHDIFFM
TSTENERG INADVCLS
AENMODE UDIFFME
MENMODE FRDIFFME
PHDIFFME
UBUS
ULINE
MODEAEN
MODEMEN
IEC10000046-1-en.vsd
IEC10000046 V1 EN-US
15.1.4 Signals
PID-6724-INPUTSIGNALS v1
PID-6724-OUTPUTSIGNALS v1
15.1.5 Settings
PID-6724-SETTINGS v2
The synchrocheck feature measures the conditions across the circuit breaker and compares
them to set limits. The output for closing operation is given when all measured quantities are
simultaneously within their set limits.
The energizing check feature measures the bus and line voltages and compares them to both
high and low threshold detectors. The output is given only when the actual measured
quantities match the set conditions.
The synchronizing feature measures the conditions across the circuit breaker, and also
determines the angle change occurring during the closing delay of the circuit breaker, from the
measured slip frequency. The output is given only when all measured conditions are
simultaneously within their set limits. The closing of the output is timed to give closure at the
optimal time including the time needed for the circuit breaker and the closing circuit
operation.
The voltage difference, frequency difference and phase angle difference values are measured
in the IED centrally and are available for the SESRSYN function for evaluation. By setting the
phases used for SESRSYN, with the settings SelPhaseBus1, SelPhaseBus2, SelPhaseLine1 and
SelPhaseLine2, a compensation is made automatically for the voltage amplitude difference
and the phase angle difference caused if different setting values are selected for both sides of
the breaker. If needed, an additional phase angle adjustment can be done for selected line
voltage with the PhaseShift setting.
For double bus single circuit breaker and 1½ circuit breaker arrangements, the SESRSYN
function blocks have the capability to make the necessary voltage selection. For double bus
single circuit breaker arrangements, selection of the correct voltage is made using auxiliary
contacts of the bus disconnectors. For 1½ circuit breaker arrangements, correct voltage
selection is made using auxiliary contacts of the bus disconnectors as well as the circuit
breakers.
The internal logic for each function block as well as, the input and outputs, and the setting
parameters with default setting and setting ranges is described in this document. For
application related information, please refer to the application manual.
M14833-3 v5
The logic diagrams that follow illustrate the main principles of the SESRSYN function
components such as Synchrocheck, Synchronizing, Energizing check and Voltage selection,
and are intended to simplify the understanding of the function.
The function will compare the bus and line voltage values with the set values for UHighBusSC
and UHighLineSC.
If both sides are higher than the set values, the measured values are compared with the set
values for acceptable frequency, phase angle and voltage difference: FreqDiffA, FreqDiffM,
PhaseDiffA, PhaseDiffM and UDiffSC. If additional phase angle adjustment is done with the
PhaseShift setting, the adjustment factor is deducted from the line voltage before the
comparison of the phase angle values.
The frequency on both sides of the circuit breaker is also measured. The frequencies must not
deviate from the rated frequency more than ±5Hz. The frequency difference between the bus
frequency and the line frequency is measured and may not exceed the set value FreqDiff.
Two sets of settings for frequency difference and phase angle difference are available and
used for the manual closing and autoreclose functions respectively, as required.
The inputs BLOCK and BLKSC are available for total block of the complete SESRSYN function
and selective block of the Synchrocheck function respectively. Input TSTSC will allow testing of
the function where the fulfilled conditions are connected to a separate test output.
The outputs MANSYOK and AUTOSYOK are activated when the actual measured conditions
match the set conditions for the respective output. The output signal can be delayed
independently for MANSYOK and AUTOSYOK conditions.
A number of outputs are available as information about fulfilled checking conditions. UOKSC
shows that the voltages are high, UDIFFSC, FRDIFFA, FRDIFFM, PHDIFFA, PHDIFFM shows
when the voltage difference, frequency difference and phase angle difference are out of limits.
Output INADVCLS, inadvertent circuit breaker closing, indicates that the circuit breaker has
been closed at wrong phase angle by mistake. The output is activated, if the voltage
conditions are fulfilled at the same time the phase angle difference between bus and line is
suddenly changed from being larger than 60 degrees to smaller than 5 degrees.
OperationSC = On
AND TSTAUTSY
AND
invalidSelection AND
OR AUTOSYOK
AND
0-60 s
AND t
tSCA
UDiffSC 50 ms
AND t
UHighBusSC
UOKSC
AND
UHighLineSC
UDIFFSC
1
1
FRDIFFA
FreqDiffA
1
PHDIFFA
PhaseDiffA
UDIFFME
voltageDifferenceValue
FRDIFFME
frequencyDifferenceValue
PHDIFFME
phaseAngleDifferenceValue
32 ms 100 ms
AND t INADVCLS
PhDiff > 60° AND
PhDiff < 5°
IEC07000114-6-en.vsdx
IEC07000114 V6 EN-US
Figure 401: Simplified logic diagram for the auto synchrocheck function
The function will compare the values for the bus and line voltage with the set values for
UHighBusSynch and UHighLineSynch, which is a supervision that the voltages are both live.
Also the voltage difference is checked to be smaller than the set value for UDiffSynch, which is
a p.u value of set voltage base values. If both sides are higher than the set values and the
voltage difference between bus and line is acceptable, the measured values are compared with
the set values for acceptable frequency FreqDiffMax and FreqDiffMin, rate of change of
frequency FreqRateChange and phase angle CloseAngleMax.
The measured frequencies between the settings for the maximum and minimum frequency will
initiate the measuring and the evaluation of the angle change to allow operation to be sent at
the right moment including the set tBreaker time. The calculation of the operation pulse sent
in advance is using the measured SlipFrequency and the set tBreaker time. To prevent
incorrect closing pulses, a maximum closing angle between bus and line is set with
CloseAngleMax. Table 466 below shows the maximum settable value for tBreaker when
CloseAngleMax is set to 15 or 30 degrees, at different allowed slip frequencies for
synchronizing. To minimize the moment stress when synchronizing near a power station, a
narrower limit for CloseAngleMax needs to be used.
Table 466: Dependencies between tBreaker and SlipFrequency with different CloseAngleMax values
tBreaker [s] (max settable value) tBreaker [s] (max settable value) SlipFrequency [Hz]
with CloseAngleMax = 15 degrees with CloseAngleMax = 30 degrees (BusFrequency - LineFrequency)
[default value] [max value]
0.040 0.080 1.000
0.050 0.100 0.800
0.080 0.160 0.500
0.200 0.400 0.200
0.400 0.810 0.100
1.000 0.080
0.800 0.050
1.000 0.040
At operation the SYNOK output will be activated with a pulse tClosePulse and the function
resets. The function will also reset if the synchronizing conditions are not fulfilled within the
set tMaxSynch time. This prevents that the function is, by mistake, maintained in operation for
a long time, waiting for conditions to be fulfilled.
The inputs BLOCK and BLKSYNCH are available for total block of the complete SESRSYN
function and block of the Synchronizing function respectively. TSTSYNCH will allow testing of
the function where the fulfilled conditions are connected to a separate output.
OperationSynch=On
TSTSYNCH
STARTSYN
invalidSelection
SYNPROGR
AND
BLOCK AND
S
BLKSYNCH OR
R
UDiffSynch
50 ms SYNOK
AND
UHighBusSynch AND t
UHighLineSynch OR
FreqDiffMax TSTSYNOK
AND
FreqDiffMin
tClosePulse
FreqRateChange
AND
fBus&fLine ± 5Hz
tMaxSynch
CloseAngleMax AND
SYNFAIL
FreqDiff
Close pulse
in advance
tBreaker
=IEC06000636=5=en=Original.vsd
IEC06000636 V5 EN-US
The function measures voltages on the busbar and the line to verify whether they are live or
dead. This is done by comparing with the set values UHighBusEnerg and ULowBusEnerg for
bus energizing and UHighLineEnerg and ULowLineEnerg for line energizing.
The frequency on both sides of the circuit breaker is also measured. The frequencies must not
deviate from the rated frequency more than +/-5Hz.
The Energizing direction can be selected individually for the Manual and the Automatic
functions respectively. When the conditions are met the outputs AUTOENOK and MANENOK
respectively will be activated if the fuse supervision conditions are fulfilled. The output signal
can be delayed independently for MANENOK and AUTOENOK conditions. The Energizing
direction can also be selected by an integer input AENMODE respective MENMODE, which for
example, can be connected to a Binary to Integer function block (B16I). Integers supplied shall
be 1=Off, 2=DLLB, 3=DBLL and 4= Both. Not connected input will mean that the setting is done
from Parameter Setting tool. The active position can be read on outputs MODEAEN resp
MODEMEN. The modes are 0=OFF, 1=DLLB, 2=DBLL and 3=Both.
The inputs BLOCK and BLKENERG are available for total block of the complete SESRSYN
function respective block of the Energizing check function. TSTENERG will allow testing of the
function where the fulfilled conditions are connected to a separate test output.
manEnergOpenBays
MANENOK
OR
TSTENERG
BLKENERG
OR
BLOCK
selectedFuseOK
UHighBusEnerg
DLLB tManEnerg
AND
OR t
AND
OR
ULowLineEnerg AND
ManEnerg BOTH
ULowBusEnerg
DBLL
AND
UHighLineEnerg
TSTENOK
ManEnergDBDL AND AND
UMaxEnerg
fBus and fLine ±5 Hz
IEC14000031-1-en.vsd
IEC14000031 V1 EN-US
TSTENERG
BLKENERG
OR
BLOCK
selectedFuseOK
UHighBusEnerg
DLLB 50ms tAutoEnerg
AND
OR t t
AND OR
AUTOENOK
ULowLineEnerg AND
BOTH
AutoEnerg
ULowBusEnerg
DBLL
AND
UHighLineEnerg
TSTENOK
UMaxEnerg AND
IEC14000030-2-en.vsdx
IEC14000030 V2 EN-US
BLKENERG
BLOCK OR manEnergOpenBays
AND
ManEnerg
1½ bus CB
CBConfig AND
B1QOPEN
LN1QOPEN AND
OR
B1QCLD
B2QOPEN
AND
LN2QOPEN
B2QCLD
AND
Tie CB
AND
AND
OR
AND
IEC14000032-1-en.vsd
IEC14000032 V1 EN-US
The UB1OK/UB2OK and UB1FF/UB2FF inputs are related to the busbar voltage and the
ULN1OK/ULN2OK and ULN1FF/ULN2FF inputs are related to the line voltage. Configure them
to the binary input or function outputs that indicate the status of the external fuse failure of
the busbar and line voltages. In the event of a fuse failure, the energizing check function is
blocked. The synchronizing and the synchrocheck function requires full voltage on both sides,
thus no blocking at fuse failure is needed.
The voltage selection type to be used is set with the parameter CBConfig.
If No voltage sel. is set the voltages used will be U-Line1 and U-Bus1. This setting is also used in
the case when external voltage selection is provided. Fuse failure supervision for the used
inputs must also be connected.
The voltage selection function, selected voltages, and fuse conditions are used for the
Synchronizing, Synchrocheck and Energizing check inputs.
For the disconnector positions it is advisable to use (NO) a and (NC) b type contacts to supply
Disconnector Open and Closed positions but, it is also possible to use an inverter for one of
the positions.
If breaker or disconnector positions not are available for deciding if energizing is allowed, it is
considered to be allowed to manually energize. This is only allowed for manual energizing in
1½ breaker and Tie breaker arrangements. Manual energization of a completely open diameter
in 1 1/2 CB switchgear is allowed by internal logic.
Voltage selection for a single circuit breaker with double busbars M14838-3 v9
The setting CBConfig selected for Double Bus activates the voltage selection for single CB and
double busbars. This function uses the binary input from the disconnectors auxiliary contacts
B1QOPEN-B1QCLD for Bus 1, and B2QOPEN-B2QCLD for Bus 2 to select between bus 1 and bus
2 voltages. If the disconnector connected to bus 1 is closed and the disconnector connected to
bus 2 is opened the bus 1 voltage is used. All other combinations use the bus 2 voltage. The
outputs B1SEL and B2SEL respectively indicate the selected Bus voltage.
The function checks the fuse-failure signals for bus 1, bus 2 and line voltage transformers.
Inputs UB1OK-UB1FF supervise the MCB for Bus 1 and UB2OK-UB2FF supervises the MCB for
Bus 2. ULN1OK and ULN1FF supervises the MCB for the Line voltage transformer. The inputs
fail (FF) or healthy (OK) can alternatively be used dependent on the available signal. If a VT
failure is detected in the selected voltage source an output signal USELFAIL is set. This output
signal is true if the selected bus or line voltages have a VT failure. This output as well as the
function can be blocked with the input signal BLOCK. The function logic diagram is shown in
figure 406.
B1QOPEN
B1SEL
B1QCLD AND
B2QOPEN B2SEL
AND
1
B2QCLD
invalidSelection
AND
bus1Voltage busVoltage
bus2Voltage
UB1OK AND
UB1FF OR
OR selectedFuseOK
AND
UB2OK AND
UB2FF OR USELFAIL
AND
ULN1OK
ULN1FF OR
BLOCK
en05000779-2.vsd
IEC05000779 V2 EN-US
Figure 406: Logic diagram for the voltage selection function of a single circuit breaker with double
busbars
With the setting parameter CBConfig the selection of actual CB location in the 1 1/2 circuit
breaker switchgear is done. The settings are: 1 1/2 Bus CB, 1 1/2 alt. Bus CB or Tie CB.
This voltage selection function uses the binary inputs from the disconnectors and circuit
breakers auxiliary contacts to select the right voltage for the SESRSYN function. For the bus
circuit breaker one side of the circuit breaker is connected to the busbar and the other side is
connected either to line 1, line 2 or the other busbar depending on the best selection of voltage
circuit.
The tie circuit breaker is connected either to bus 1 or line 1 voltage on one side and the other
side is connected either to bus 2 or line 2 voltage. Four different output combinations are
possible, bus to bus, bus to line, line to bus and line to line.
The function also checks the fuse-failure signals for bus 1, bus 2, line 1 and line 2. If a VT failure
is detected in the selected voltage an output signal USELFAIL is set. This output signal is true
if the selected bus or line voltages have a MCB trip. This output as well as the function can be
blocked with the input signal BLOCK. The function block diagram for the voltage selection of a
bus circuit breaker is shown in figure 407 and for the tie circuit breaker in figure 408.
LN1QOPEN
AND
LN1SEL
LN1QCLD
B1QOPEN
LN2SEL
B1QCLD AND AND
B2SEL
OR
LN2QOPEN
AND invalidSelection
LN2QCLD AND
AND
B2QOPEN
B2QCLD AND
line1Voltage lineVoltage
line2Voltage
bus2Voltage
UB1OK
UB1FF OR
OR selectedFuseOK
UB2OK AND
AND
UB2FF OR
USELFAIL
ULN1OK AND
AND
ULN1FF OR
ULN2OK
AND
ULN2FF OR
BLOCK
en05000780-2.vsd
IEC05000780 V2 EN-US
Figure 407: Simplified logic diagram for the voltage selection function for a bus circuit breaker in a 1 1/2
breaker arrangement
LN1QOPEN
AND
LN1SEL
LN1QCLD
B1SEL
1
B1QOPEN AND
AND
B1QCLD AND
line1Voltage busVoltage
bus1Voltage
LN2QOPEN
LN2SEL
LN2QCLD AND
B2SEL
1
invalidSelection
OR
B2QOPEN AND
AND
B2QCLD AND
line2Voltage lineVoltage
bus2Voltage
UB1OK AND
UB1FF OR
OR selectedFuseOK
UB2OK AND
AND
UB2FF OR
USELFAIL
ULN1OK AND
AND
ULN1FF OR
ULN2OK
AND
ULN2FF OR
BLOCK
en05000781-2.vsd
IEC05000781 V2 EN-US
Figure 408: Simplified logic diagram for the voltage selection function for the tie circuit breaker in 1 1/2
breaker arrangement.
Time delay for energizing check when (0.000-60.000) s ±0.2% or ±100 ms whichever is
voltage jumps from 0 to 90% of Urated greater
Operate time for synchrocheck function Min. = 15 ms –
when angle difference between bus and Max. = 30 ms
line jumps from “PhaseDiff” + 2 degrees to
“PhaseDiff” - 2 degrees
Operate time for energizing function Min. = 70 ms –
when voltage jumps from 0 to 90% of Max. = 90 ms
Urated
15.2.1 Identification
M14890-1 v7
Up to five reclosing shots can be performed. The first shot can be single-, two-, and /or three-
phase depending on the type of the fault and the selected auto reclosing mode.
Several auto reclosing functions can be provided for multi-breaker arrangements. A priority
circuit allows one circuit breaker to reclose first and the second will only close if the fault
proved to be transient.
Each auto reclosing function can be configured to co-operate with the synchrocheck function.
SMBRREC
ON BLOCKED
OFF SETON
BLKON READY
BLKOFF ACTIVE
RESET SUCCL
INHIBIT UNSUCCL
START INPROGR
STARTHS 1PT1
TRSOTF 2PT1
SKIPHS 3PT1
ZONESTEP 3PT2
TR2P 3PT3
TR3P 3PT4
THOLHOLD 3PT5
CBREADY PERMIT1P
CBCLOSED PREP3P
PLCLOST CLOSECB
SYNC WFMASTER
WAIT COUNT1P
RSTCOUNT COUNT2P
MODEINT COUNT3P1
COUNT3P2
COUNT3P3
COUNT3P4
COUNT3P5
COUNTAR
MODE
ABORTED
SYNCFAIL
INHIBOUT
IEC06000189-3-en.vsd
IEC06000189 V3 EN-US
15.2.4 Signals
PID-6796-INPUTSIGNALS v2
PID-6796-OUTPUTSIGNALS v2
15.2.5 Settings
PID-6796-SETTINGS v2
Before describing the auto reclosing function it is first necessary to define the following
terminology:
The auto reclosing function can be in one of the following five statuses:
“Inactive” GUID-BF80C969-FCBE-4CAB-BF71-9590A2DB433C v1
The auto recloser is in “inactive” status when the following conditions are fulfilled:
The function will not react on any start from protection trips while in “inactive” status and
no automatic reclosing is possible.
“Ready” GUID-04F154EC-E236-40A4-A3E0-7624A2F6B132 v1
The function is in “ready” status when the following conditions are fulfilled:
Start can be initiated by either protection trip command or circuit breaker position change.
The second starting alternative is only possible when enabled by a setting.
In “in progress” status the dead time starts and the status ceases when the dead time expires.
Then circuit breaker close command is given and the function changes its state into the
"reclaim time" status.
A new start signal during “reclaim time” status forces the function to proceed to next shot and
change state into “in progress” status, as long as the last shot is not reached.
“Blocked” GUID-9C38B1BE-3772-49AE-B4B3-391CE15D5CD2 v1
The function is in “blocked” status when an external blocking signal exists. No auto reclosing is
possible in “blocked” status. Only an external signal for cancellation of the blocking can cancel
this status.
From Table 472 below it is possible to see which status transitions are possible. When the auto
recloser is for instance in “inactive” status only two transition are possible:
• transition to “ready” status when the circuit breaker is ready and closed
• transition to “blocked” status by external blocking
The empty cells in the table indicate that no such transition is possible.
The logic for most of the explained inputs, outputs, settings and internal signals, described in
this chapter, is shown in Figure 415. Other figures mentioned are in some way connected or
cooperate with Figure 415.
Before going into details in the following chapters, the short functional/feature summary is
given below.
The auto reclosing function is multi-shot capable and suitable for both high-speed and
delayed auto reclosing. The function can be set to perform a single-shot, two-shot, three-shot,
four-shot or five-shot reclosing sequence. Dead times for all shots can be set independently.
• protection operation
• circuit breaker operation (when enabled by setting StartByCBOpen=On)
At the end of the dead time, provided that other conditions are fulfilled, a circuit breaker close
command signal is given. The other conditions to be fulfilled are:
• input signal SYNC is true, which typically indicates that power systems on the two sides of
the circuit breaker are in synchronism
• and that input signal CBREADY is true, typically indicating that circuit breaker springs are
charged.
If a circuit breaker close command is given successfully at the end of the dead time, a reclaim
time starts. If the circuit breaker does not trip again within reclaim time, the auto recloser
indicates a successful reclosing and resets into "ready" status. If the protection trips again
during the reclaim time, the sequence advances to the next shot. If all reclosing attempts have
been made and the circuit breaker does not remain closed, the auto recloser indicates an
unsuccessful reclosing. Each time a breaker close command is given, a shot counter is
incremented by one.
If the input conditions CBCLOSED and CBREADY, from the circuit breaker, are not fulfilled
while switching the auto recloser on, the auto recloser changes into “inactive” status and the
output SETON is activated (high). The auto recloser is not ready for auto reclosing. If, however,
the circuit breaker is closed and ready when switching the auto recloser on, the output READY
is activated and the function is prepared to start the auto reclosing cycle. The circuit breaker
must have been closed for at least the set value for setting tCBClosedMin before a start is
accepted. The logic for Off or On operation is shown in Figure 410.
Operation
AND OR S SETON
ExternalCtrl
R
ON AND
OR
OFF AND
StartByCBOpen
START AND
STARTHS AND
100ms OR
AND OR initiate
100ms
AND
TRSOTF
startThermal AND
CBReady
120ms
CBREADY OR S
t AND start
AND
AND
tCBClosedMin R
CBCLOSED
t
cbClosed AND
count0 AND READY
inhibit
OR
INHIBIT
IEC16000153-1-en.vsdx
IEC16000153 V1 EN-US
When a valid integer is connected to the input MODEINT the selected setting ARMode will be
invalid and the MODEINT input value will be used instead. The selected mode is reported as an
integer on the MODE output.
Please note that tripping mode of the IED is defined in Trip Logic function block SMPPTRC. For
example for two-phase faults either 2ph or 3ph tripping and consequent auto reclosing can be
selected
Table 473: Type of reclosing shots at different settings of “ARMode” or integer inputs to "MODEINT"
MODEINT (Integer) ARMode Type of fault 1st shot 2nd - 5th shot
1ph 3ph 3ph
1 3ph 2ph 3ph 3ph
3ph 3ph 3ph
1ph 1ph 3ph
2 1/2/3ph 2ph 2ph 3ph
3ph 3ph 3ph
1ph 1ph 3ph
3 1/2ph 2ph 2ph 3ph
3ph - -
1ph 1ph 3ph
4 1ph+1x2ph 2ph 2ph -
3ph - -
1ph 1ph 3ph
5 1/2ph+1x3ph 2ph 2ph 3ph
3ph 3ph –
1ph 1ph 3ph
6 1ph+1x2/3ph 2ph 2ph -
3ph 3ph -
The first shot differs from the other shots by the possibility to extend its dead time and to
utilize up to four different time settings for it.
For the first shot, there are separate settings for single-, two- and three-phase dead times, t1
1Ph, t1 2Ph and t1 3Ph. If only the START input signal is applied, and an auto-reclosing program
with single-phase reclosing is selected, the auto reclosing dead time t1 1Ph will be used. If one
of the TR2P or TR3P inputs is activated in in parallel with the START input, the auto reclosing
dead time for either two-phase or three-phase auto reclosing is used.
There is also a separate time setting facility for three-phase high-speed auto reclosing, t1
3PhHS. This high-speed auto reclosing is activated by the STARTHS input and is used when
auto reclosing is done without the requirement of synchrocheck conditions to be fulfilled. The
high-speed dead time shall be set shorter than normal first shot three-phase dead time. Note
that if high-speed three-phase shot is not successful the auto reclosing sequence will continue
with shot two.
A time extension delay, tExtended t1, can be added to the dead time delay for the first shot. It
is intended to come into use if the communication channel for permissive line protection is
lost. In a case like this there can be a significant time difference in fault clearance at the two
line ends, where a longer auto reclosing dead time can be useful. This time extension is
controlled by the setting Extended t1 and the PLCLOST input. The logic for control of extended
dead time is shown in Figure411 and Figure 415. Time extension delay is not possible to add to
the three-phase high-speed auto reclosing dead time, t1 3PhHS.
Extended t1
AND extendTime
PLCLOST
OR
initiate AND
AND
start
IEC16000155-1-en.vsdx
IEC16000155 V1 EN-US
The usual way to start a reclosing sequence, is to start it when a selective line protection
tripping has occurred, by applying a signal to the START input. If the auto reclosing mode with
only three-phase reclosing is selected, activation of the START input will start the three-phase
dead timer. When alternatively the START input signal is applied, and an auto reclosing mode
with single-phase reclosing is selected, the auto reclosing dead time for single-phase is used.
However if one of the TR2P or TR3P inputs is activated in connection with the START input, the
auto reclosing dead time for two-phase or three-phase auto reclosing is used. The STARTHS
input (start high-speed reclosing) can also be used to start a separate, high-speed three-phase
dead time in which case the synchrocheck condition will be bypassed.
To start a new auto reclosing cycle, a number of conditions of input signals need to be fulfilled.
The inputs are:
• CBREADY: circuit breaker is ready for a reclosing cycle, for example, charged operating
gear.
• CBCLOSED: to ensure that the circuit breaker was closed when the line fault occurred and
start was applied. The CBCLOSED condition must be present for more that the settable
time tCBClosedMin.
• no BLKON or INHIBIT signal is present.
When the start has been accepted, the internal signals “start” and “initiate” are set. The
internal signal “start” is latched and the internal signal “initiate” follows the length of the
signal on the START input. The latched signal “start” can be interrupted by a signal to the
INHIBIT input.
In normal circumstances, the auto recloser is started with a protection trip command which
resets quickly due to fault clearing. In case the start signal lasts for a too long time, the user
can set a maximum start pulse duration tLongStartInh. This start pulse duration time is
controlled by setting LongStartInhib. When the start pulse duration signal is longer than the
set maximum start pulse duration, the auto reclosing sequence will be interrupted in the same
way as if the INHIBIT input was set to true. The logic for the control of long start pulse
duration is shown in Figure 412.
LongStartInhib
start
AND
tLongStartInh
initiate
t
longStartInhibit
OR
Extended t1 AND
t13PhExtTimeout
IEC16000154-1-en.vsdx
IEC16000154 V1 EN-US
The function can also be set to proceed to the next reclosing shot (if selected) even if the
external start signal is not received but the breaker is still not closed. The user can set a
required time delay for the auto recloser to proceed without a new start with setting
tAutoContWait. Also the synchrocheck conditions not fulfilled will also make the auto recloser
to proceed to next shot. This automatic proceeding of shots is controlled by setting
AutoContinue and is shown in figure 413.
tAutoContWait
t
AND
commandCloseCB
AND S
R
OR
AND
OR
cbClosed AND autoInitiate
synchroCheckOK
AutoContinue
IEC16000156-1-en.vsdx
IEC16000156 V1 EN-US
This is controlled by the setting BlockByUnsucCl. When the auto recloser is blocked it
immediately resets to its initial conditions and the ACTIVE output is unactivated. The
BLOCKED output indicates that the auto recloser is blocked. To unblock the auto recloser the
BLKOFF input must be activated.
The RESET input is used to reset the auto recloser to its initial conditions. When initial starting
conditions are fulfilled again, after a reset, the auto recloser is ready for a new reclosing
sequence.
If the INHIBIT input is activated it is reported on the INHIBOUT output. To ensure reliable
interruption and temporary blocking of the auto recloser a reset time delay tInhibit is used.
The auto recloser will be blocked the time set in tInhibit after the deactivation of the INHIBIT
input. The following internal inhibit signals are also affected by the setting tInhibit:
• inhibitWaitForMaster: after expiration of the tWaitForMaster time for the WAIT input to
reset, the reclosing cycle of the slave is inhibited.
• longStartInhibit: if start pulse duration is longer than the tLongStartInh time, the
reclosing cycle is inhibited.
The ABORTED output indicates that the auto recloser is inhibited while it was in one of
following internal states:
The SYNCFAIL output indicates that the auto recloser is inhibited because the synchrocheck or
energizing check condition has not been fulfilled within the set time interval, tSync. The
ABORTED output will also be activated.
The behavior of the functionality described above is described in Table 474 and Table 475
below.
Table 474: BLKON, BLKOFF, RESET, INHIBIT and SYNC behavior when the function is in "ready" status
Table 475: BLKON, BLKOFF, RESET, INHIBIT and SYNC behavior when the function is in "in progress" status
The reclaim timer, tReclaim, is started each time a circuit breaker closing command is given. If
no start occurs within this time, the auto recloser will reset. A new start received in “reclaim
time” status will move the auto recloser to “in progress” status and next shot as long as the
final shot is not reached. The auto recloser will reset and enter “inactive” status if a new start
is given during the final reclaim time. This will also happen if the circuit breaker has not been
closed within set time interval tUnsucCl after each circuit breaker close command. The latter
case is controlled by setting UnsucClByCBChk. The auto reclosing sequence is considered
unsuccessful for both above cases and the UNSUCCL output is activated.
If the circuit breaker closing command is given and the circuit breaker is closed within the set
time interval tUnsucCl, the SUCCL output is activated after the set time interval tSuccessful.
The logic for successful and unsuccessful reclosing indication is shown in Figure 414.
initiate
reclaimTimeStarted AND
OR
AND UNSUCCL
OR tUnsucCl S
AND t unsuccessful
cbClosed
AND
UnsucClByCBChk
count0
OR R
tUnsucCl tSuccessful
AND SUCCL
commandCloseCB t AND S t
R
OR
IEC16000157-1-en.vsdx
IEC16000157 V1 EN-US
714
ZONESTEP AND
Control
MODEINT MODE
Section 15
start ARMode
initiate inProgress
IEC16000158 V1 EN-US
TR2P and INPROGR
TR3P NoOfShots 1PT1
startThermal OR 2PT1
selection 3PT1
Dead time
reclaimTimeStarted 3PT2
tExtended t1 tExtended t1 is 3PT3
extendTime added to t1 1Ph inhibitThermalStart 3PT4
t
or t1 2ph or t1 3Ph 3PT5
SKIPHS Skips high-speed shot (t1 3PhHS) and PREP3P
continues with delayed shot (t1 3Ph) AND tReclaim PERMIT1P
AND t 1
t1 1Ph OR
t1 2Ph OR
Dead t1 3PhHS AND
t13PhExtTimeout
time inhibit
t1 3PH OR OR
settings t2 3PH synchroCheckOK
t3 3PH OR BlockByUnsucCl
t4 3PH AND
t5 3PH unsuccessful AND ACTIVE
1
t OR OR
AND S
tSync
SYNC AND t SYNCFAIL
inProgress AND
reclaimTimeStarted OR
CBReadyType wait AND ABORTED
CB OR
AND
readiness
AND inhibitWaitForMaster tInhibit
CBReady check t
OR
longStartInhibit count0
OR Counter COUNT1P
inhibitThermalStart COUNT2P
CutPulse inProgress COUNT3P1
AND Set COUNT3P2
OR COUNT3P3
OR COUNT3P4
AND
AND COUNT3P5
Reset COUNTAR
RSTCOUNT
RESET
BLKON
BLKOFF
INHIBIT INHIBOUT
IEC16000158-1-en.vsdx
A number of outputs from the function keeps track of the actual state in the auto reclosing
Technical manual
Line distance protection REL670
1MRK 506 370-UEN J
1MRK 506 370-UEN J Section 15
Control
The possible statuses are described in Table 476 below. Their mapping to output signals and
their corresponding IEC 61850 integer value is also given in the table. Mapping from
IEC 61850 Ed2 standard is also shown for the AutoRecSt data object.
Table 476: Auto reclosing status reported by IEC 61850 in priority order
Data object AutoRecSt Description for mapped Mapped output signals / Description in IEC61850
value signals Comments Ed2
1 Ready READY Ready
2 In Progress INPROGR In Progress
3 Successful SUCCL Successful
4 Waiting for trip
5 Trip issued by protection
6 Fault disappeared
7 Wait to complete CLOSECB Wait to complete
8 Circuit breaker closed
9 Cycle unsuccessful UNSUCCL
10
-1 Aborted by synchrocheck SYNCFAIL
fail
11 Aborted ABORTED Aborted
-2 Set On, Not Ready SETON = 1, READY = 0,
ACTIVE = 0, SUCCL = 0,
UNSUCC = 0, INPROG = 0
-3 Set Off, Not Ready SETON = 0
-99 Others Means that auto recloser
is in transitional state,
that should not be visible
in steady state situation
There are several counters within the function. One for each shot and type of fault and one
overall counter for total number of circuit breaker closing commands. All counters can be reset
to zero using either the HMI command or the RSTCOUNT input or by an IEC 61850 command.
The circuit breaker closing command, CLOSECB output is a pulse with settable duration by
setting tPulse. For circuit breakers without anti-pumping function, close pulse cutting can be
used. This is controlled by the setting CutPulse. In case of a new auto recloser start pulse, the
breaker closing command pulse is cut (interrupted). The minimum duration of the closing
pulse is always 50ms.
The prepare three-phase trip, PREP3P output is usually connected to the trip function
SMPPTRC to force the coming trip to be three-phase. If the auto recloser cannot make a single-
phase or two-phase reclosing, the start from the trip function should be three-phase.
The permit single-phase trip, PERMIT1P output is the inverse of the PREP3P output. It can be
connected to a binary output relay for connection to external protection or trip relays. In case
of a total loss of auxiliary power, the output relay drops and does not allow single-phase trip.
The setting Follow CB can be used to prevent close command to be issued when dead time has
expired and circuit breaker is already closed (e.g. by manual close command). If a new start is
received after the dead time expiration the auto recloser will advance to next shot.
If input SKIPHS is activated, and simultaneously STARTHS input is initiated then actually
normal three-phase shot one with dead time "t1 3Ph" will be started.
The ZONESTEP input is used when coordination between local auto reclosers and down
stream auto reclosers is needed. If function is in "ready" status and this input is activated the
auto recloser increases its actual shot number by one and enters directly the “reclaim time”
status for shot one. If a start is received during the reclaim time, the function will proceed with
the next shot (e.g. starting dead time for shot two). Every new pulse on the ZONESTEP input
will further increase the shot number. Note that ZONESTEP input will have such effect only if
local start signal was not activated, as shown in Figure 415. The setting NoOfShots limits of
course the maximum number of available shots. This functionality is controlled by the setting
ZoneSeqCoord.
By activating the THOLHOLD input the auto recloser is set on hold. It can be connected to a
thermal overload protection trip signal which resets only when the thermal content has fallen
to an acceptable level, for example, 70%. As long as the signal is high, indicating that the line is
hot, the auto reclosing is halted. When the signal resets, a reclosing cycle will continue. This
may cause a considerable delay between start of the auto recloser and the breaker closing
command. An external logic limiting this time and activating the INHIBIT input can be used.
The THOLHOLD input can also be used to set the auto recloser on hold, for longer or shorter
time periods, for other purposes if for some reason the auto recloser needs to be halted. The
logic for thermal protection hold is shown in Figure 416.
start inhibitThermalStart
THOLHOLD AND AND S
q-1 20ms
startThermal
AND
inhibit OR
IEC16000159-1-en.vsdx
IEC16000159 V1 EN-US
When activating the WAIT input, in the auto recloser set as slave, every dead timer is changed
to the value of setting tSlaveDeadTime and holds back the auto reclosing operation. When the
WAIT input is reset at the time of a successful reclosing of the first circuit breaker, the slave is
released to continue the reclosing sequence after the set tSlaveDeadTime. The reason for
shortening the time, for the normal dead timers with the value of tSlaveDeadTime, is to give
the slave permission to react almost immediately when the WAIT input resets. The mimimum
settable time for tSlaveDeadTime is 0.1sec because both master and slave should not send the
breaker closing command at the same time. The slave should take the duration of the breaker
closing time of the master into consideration before sending the breaker closing command. A
setting tWaitForMaster sets a maximum wait time for the WAIT input to reset. If the wait time
expires, the reclosing cycle of the slave is inhibited. The maximum wait time, tWaitForMaster
for the second circuit breaker is set longer than the auto reclosing dead time plus a margin for
synchrocheck conditions to be fulfilled for the first circuit breaker. Typical setting is 2sec. In
single circuit breaker applications, the setting Priority is set to None. The logic for master-
slave is shown in Figure 417.
Master:
High (Master)
Priority
WFMASTER
inProgress AND
unsuccessful OR
Slave:
Low (Slave)
Priority
inhibitWaitForMaster
AND
start tWaitForMaster
AND t
WAIT
wait
AND slaveDeadTime
AND S
inhibit
commandCloseCB R
OR
reclaimTimeStarted
IEC16000160-1-en.vsdx
IEC16000160 V1 EN-US
Some examples of the timing of internal and external signals at typical transient and
permanent faults are shown below in Figure 418 to 421.
Fault
CBCLOSED
Closed Open Closed
CBREADY
START
SYNC
tReclaim
READY
INPROGR
1PT1
ACTIVE
PREP3P
SUCCL
Time
IEC04000196-4-en.vsd
IEC04000196 V4 EN-US
Fault
CBCLOSED Open
Closed Open C C
CBREADY
START
TR3P
SYNC
READY
INPROGR
3PT1 t1 3Ph
3PT2 t2 3Ph
ACTIVE tReclaim
PREP3P
UNSUCCL
Time
IEC04000197-3-en.vsd
IEC04000197 V3 EN-US
Fault
CBCLOSED
CBREADY
START
TR3P
SYNC
READY
INPROGR
1PT1
3PT1
3PT2
CLOSECB t1 1Ph
PREP3P
UNSUCCL tReclaim
IEC04000198-3-en.vsd
IEC04000198 V3 EN-US
Fault
CBCLOSED
CBREADY
START
TR3P
SYNC
READY
INPROGR
1PT1
3PT1
3PT2
t2 3Ph
CLOSECB t1 1Ph
PREP3P
UNSUCCL tReclaim
IEC04000199-3-en.vsd
IEC04000199 V3 EN-US
The interlocking functionality blocks the possibility to operate high-voltage switching devices,
for instance when a disconnector is under load, in order to prevent material damage and/or
accidental human injury.
Each control IED has interlocking functions for different switchyard arrangements, each
handling the interlocking of one bay. The interlocking functionality in each IED is not
dependent on any central function. For the station-wide interlocking, the IEDs communicate
via the station bus or by using hard wired binary inputs/outputs.
The interlocking conditions depend on the circuit configuration and status of the system at
any given time.
The interlocking function consists of software modules located in each control IED. The
function is distributed and not dependent on any central function. Communication between
modules in different bays is performed via the station bus.
The reservation function (see section "Functionality") is used to ensure that HV apparatuses
that might affect the interlock are blocked during the time gap, which arises between position
updates. This can be done by means of the communication system, reserving all HV
apparatuses that might influence the interlocking condition of the intended operation. The
reservation is maintained until the operation is performed.
After the selection and reservation of an apparatus, the function has complete data on the
status of all apparatuses in the switchyard that are affected by the selection. Other operators
cannot interfere with the reserved apparatus or the status of switching devices that may
affect it.
The open or closed positions of the HV apparatuses are inputs to software modules
distributed in the control IEDs. Each module contains the interlocking logic for a bay. The
interlocking logic in a module is different, depending on the bay function and the switchyard
arrangements, that is, double-breaker or 1 1/2 breaker bays have different modules. Specific
interlocking conditions and connections between standard interlocking modules are
performed with an engineering tool. Bay-level interlocking signals can include the following
kind of information:
The interlocking module is connected to the surrounding functions within a bay as shown in
figure 422.
Apparatus control
Interlocking
modules
modules in
SCILO SCSWI
other bays SXSWI
Apparatus control
modules
Interlocking SCILO SCSWI SXCBR
module
Apparatus control
modules
en04000526.vsd SCILO SCSWI SXSWI
IEC04000526 V1 EN-US
• Unearthed busbars
• Busbars connected together
• Other bays connected to a busbar
• Received data from other bays is valid
Station bus
Disc QB1 and QB2 closed Disc QB1 and QB2 closed WA1 unearthed
WA1 unearthed
WA1 and WA2 interconn
...
WA1 not earthed WA1 not earthed
WA2 not earthed WA2 not earthed WA1 and WA2 interconn
WA1 and WA2 interconn WA1 and WA2 interconn in other bay
..
WA1
WA2
QB1 QB2 QB1 QB2 QB1 QB2 QC1 QC2
QB9 QB9
en05000494.vsd
IEC05000494 V1 EN-US
On the local HMI an override function exists, which can be used to bypass the interlocking
function in cases where not all the data required for the condition is valid.
• The interlocking conditions for opening or closing of disconnectors and earthing switches
are always identical.
• Earthing switches on the line feeder end, for example, rapid earthing switches, are
normally interlocked only with reference to the conditions in the bay where they are
located, not with reference to switches on the other side of the line. So a line voltage
indication may be included into line interlocking modules. If there is no line voltage
supervision within the bay, then the appropriate inputs must be set to no voltage, and the
operator must consider this when operating.
• Earthing switches can only be operated on isolated sections for example, without load/
voltage. Circuit breaker contacts cannot be used to isolate a section, that is, the status of
the circuit breaker is irrelevant as far as the earthing switch operation is concerned.
• Disconnectors cannot break power current or connect different voltage systems.
Disconnectors in series with a circuit breaker can only be operated if the circuit breaker is
open, or if the disconnectors operate in parallel with other closed connections. Other
disconnectors can be operated if one side is completely isolated, or if the disconnectors
operate in parallel to other closed connections, or if they are earthed on both sides.
• Circuit breaker closing is only interlocked against running disconnectors in its bay or
additionally in a transformer bay against the disconnectors and earthing switch on the
other side of the transformer, if there is no disconnector between CB and transformer.
• Circuit breaker opening is only interlocked in a bus-coupler bay, if a bus bar transfer is in
progress.
To make the implementation of the interlocking function easier, a number of standardized and
tested software interlocking modules containing logic for the interlocking conditions are
available:
The interlocking conditions can be altered, to meet the customer specific requirements, by
adding configurable logic by means of the graphical configuration tool PCM600. The inputs
Qx_EXy on the interlocking modules are used to add these specific conditions.
The input signals EXDU_xx shall be set to true if there is no transmission error at the transfer
of information from other bays. Required signals with designations ending in TR are intended
for transfer to other bays.
15.3.3.1 Identification
GUID-3EC5D7F1-FDA0-4F0E-9391-08D357689E0C v3
The Logical node for interlocking SCILO function is used to enable a switching operation if the
interlocking conditions permit. SCILO function itself does not provide any interlocking
functionality. The interlocking conditions are generated in separate function blocks containing
the interlocking logic.
SCILO
POSOPEN EN_OPEN
POSCLOSE EN_CLOSE
OPEN_EN
CLOSE_EN
IEC05000359-2-en.vsd
IEC05000359 V2 EN-US
15.3.3.4 Signals
PID-3487-INPUTSIGNALS v7
PID-3487-OUTPUTSIGNALS v7
The function contains logic to enable the open and close commands respectively if the
interlocking conditions are fulfilled. That means also, if the switch has a defined end position
for example, open, then the appropriate enable signal (in this case EN_OPEN) is false. The
enable signals EN_OPEN and EN_CLOSE can be true at the same time only in the intermediate
and bad position state and if they are enabled by the interlocking function. The position inputs
come from the logical nodes Circuit breaker/Circuit switch (SXCBR/SXSWI) and the enable
signals come from the interlocking logic. The outputs are connected to the logical node Switch
controller (SCSWI). One instance per switching device is needed.
POSOPEN SCILO
POSCLOSE =1 1
EN_OPEN
&
>1
&
OPEN_EN
CLOSE_EN & EN_CLOSE
>1
&
en04000525.vsd
IEC04000525 V1 EN-US
15.3.4.1 Identification
GUID-F3CBAFDC-3723-429F-9183-45229A6F0A12 v3
The interlocking for busbar earthing switch (BB_ES) function is used for one busbar earthing
switch on any busbar parts according to figure 426.
QC
en04000504.vsd
IEC04000504 V1 EN-US
BB_ES
QC_OP QCREL
QC_CL QCITL
BB_DC_OP BBESOPTR
VP_BB_DC BBESCLTR
EXDU_BB
IEC05000347-2-en.vsd
IEC05000347 V2 EN-US
BB_ES
VP_BB_DC QCREL
BB_DC_OP QCITL
EXDU_BB & 1
QC_OP BBESOPTR
QC_CL BBESCLTR
en04000546.vsd
IEC04000546 V1 EN-US
15.3.4.5 Signals
PID-3494-INPUTSIGNALS v10
PID-3494-OUTPUTSIGNALS v10
15.3.5.1 Identification
GUID-29EF1F25-E10A-4C82-A6B7-FA246D9C6CD2 v3
The interlocking for bus-section breaker (A1A2_BS) function is used for one bus-section circuit
breaker between section 1 and 2 according to figure 428. The function can be used for
different busbars, which includes a bus-section circuit breaker.
QA1
QC3 QC4
en04000516.vsd
A1A2_BS
IEC04000516 V1 EN-US
A1A2_BS
QA1_OP QA1OPREL
QA1_CL QA1OPITL
QB1_OP QA1CLREL
QB1_CL QA1CLITL
QB2_OP QB1REL
QB2_CL QB1ITL
QC3_OP QB2REL
QC3_CL QB2ITL
QC4_OP QC3REL
QC4_CL QC3ITL
S1QC1_OP QC4REL
S1QC1_CL QC4ITL
S2QC2_OP S1S2OPTR
S2QC2_CL S1S2CLTR
BBTR_OP QB1OPTR
VP_BBTR QB1CLTR
EXDU_12 QB2OPTR
EXDU_ES QB2CLTR
QA1O_EX1 VPS1S2TR
QA1O_EX2 VPQB1TR
QA1O_EX3 VPQB2TR
QB1_EX1
QB1_EX2
QB2_EX1
QB2_EX2
IEC05000348-2-en.vsd
IEC05000348 V2 EN-US
A1A2_BS
QA1_OP
QA1_CL =1 VPQA1
QB1_OP
QB1_CL =1 VPQB1
QB2_OP
QB2_CL =1 VPQB2
QC3_OP
QC3_CL =1 VPQC3
QC4_OP
QC4_CL =1 VPQC4
S1QC1_OP
S1QC1_CL =1 VPS1QC1
S2QC2_OP
S2QC2_CL =1 VPS2QC2
VPQB1
QB1_OP QA1OPREL
& >1
QA1O_EX1 QA1OPITL
1
VPQB2
QB2_OP
&
QA1O_EX2
VP_BBTR
BBTR_OP
&
EXDU_12
QA1O_EX3
VPQB1 QA1CLREL
VPQB2 & QA1CLITL
1
VPQA1
VPQC3 QB1REL
& >1
VPQC4 QB1ITL
1
VPS1QC1
QA1_OP
QC3_OP
QC4_OP
S1QC1_OP
EXDU_ES
QB1_EX1
VPQC3
VPS1QC1
&
QC3_CL
S1QC1_CL
EXDU_ES
QB1_EX2
en04000542.vsd
IEC04000542 V1 EN-US
VPQA1
VPQC3 QB2REL
VPQC4 & >1
QB2ITL
VPS2QC2 1
QA1_OP
QC3_OP
QC4_OP
S2QC2_OP
EXDU_ES
QB2_EX1
VPQC4
VPS2QC2
&
QC4_CL
S2QC2_CL
EXDU_ES
QB2_EX2
VPQB1 QC3REL
VPQB2 QC3ITL
QB1_OP & 1
QC4REL
QB2_OP
QC4ITL
1
QB1_OP QB1OPTR
QB1_CL QB1CLTR
VPQB1 VPQB1TR
QB2_OP QB2OPTR
QB2_CL QB2CLTR
VPQB2 VPQB2TR
QB1_OP S1S2OPTR
QB2_OP >1 S1S2CLTR
QA1_OP 1
VPQB1
VPS1S2TR
VPQB2 &
VPQA1
en04000543.vsd
IEC04000543 V1 EN-US
15.3.5.5 Signals
PID-3498-INPUTSIGNALS v9
PID-3498-OUTPUTSIGNALS v9
15.3.6.1 Identification
GUID-0A0229EB-5ECD-405C-B706-6A54CBBDB49D v3
The interlocking for bus-section disconnector (A1A2_DC) function is used for one bus-section
disconnector between section 1 and 2 according to figure 430. A1A2_DC function can be used
for different busbars, which includes a bus-section disconnector.
QB
WA1 (A1) WA2 (A2)
QC1 QC2
A1A2_DC en04000492.vsd
IEC04000492 V1 EN-US
A1A2_DC
QB_OP QBOPREL
QB_CL QBOPITL
S1QC1_OP QBCLREL
S1QC1_CL QBCLITL
S2QC2_OP DCOPTR
S2QC2_CL DCCLTR
S1DC_OP VPDCTR
S2DC_OP
VPS1_DC
VPS2_DC
EXDU_ES
EXDU_BB
QBCL_EX1
QBCL_EX2
QBOP_EX1
QBOP_EX2
QBOP_EX3
IEC05000349-2-en.vsd
IEC05000349 V2 EN-US
A1A2_DC
QB_OP
VPQB VPDCTR
QB_CL =1
DCOPTR
DCCLTR
S1QC1_OP
VPS1QC1
S1QC1_CL =1
S2QC2_OP
VPS2QC2
S2QC2_CL =1
VPS1QC1
VPS2QC2
VPS1_DC & >1 QBOPREL
S1QC1_OP QBOPITL
1
S2QC2_OP
S1DC_OP
EXDU_ES
EXDU_BB
QBOP_EX1
VPS1QC1
VPS2QC2
VPS2_DC &
S1QC1_OP
S2QC2_OP
S2DC_OP
EXDU_ES
EXDU_BB
QBOP_EX2
VPS1QC1
VPS2QC2
S1QC1_CL &
S2QC2_CL
EXDU_ES
QBOP_EX3
en04000544.vsd
IEC04000544 V1 EN-US
IEC04000545 V1 EN-US
15.3.6.5 Signals
PID-3499-INPUTSIGNALS v10
PID-3499-OUTPUTSIGNALS v10
15.3.7.1 Identification
GUID-8149EE0A-E2A4-431C-9D07-D1A0BD296743 v3
The interlocking for bus-coupler bay (ABC_BC) function is used for a bus-coupler bay
connected to a double busbar arrangement according to figure 432. The function can also be
used for a single busbar arrangement with transfer busbar or double busbar arrangement
without transfer busbar.
WA1 (A)
WA2 (B)
WA7 (C)
QB1 QB2 QB20 QB7
QC1
QA1
QC2
en04000514.vsd
IEC04000514 V1 EN-US
ABC_BC
QA1_OP QA1OPREL
QA1_CL QA1OPITL
QB1_OP QA1CLREL
QB1_CL QA1CLITL
QB2_OP QB1REL
QB2_CL QB1ITL
QB7_OP QB2REL
QB7_CL QB2ITL
QB20_OP QB7REL
QB20_CL QB7ITL
QC1_OP QB20REL
QC1_CL QB20ITL
QC2_OP QC1REL
QC2_CL QC1ITL
QC11_OP QC2REL
QC11_CL QC2ITL
QC21_OP QB1OPTR
QC21_CL QB1CLTR
QC71_OP QB220OTR
QC71_CL QB220CTR
BBTR_OP QB7OPTR
BC_12_CL QB7CLTR
VP_BBTR QB12OPTR
VP_BC_12 QB12CLTR
EXDU_ES BC12OPTR
EXDU_12 BC12CLTR
EXDU_BC BC17OPTR
QA1O_EX1 BC17CLTR
QA1O_EX2 BC27OPTR
QA1O_EX3 BC27CLTR
QB1_EX1 VPQB1TR
QB1_EX2 VQB220TR
QB1_EX3 VPQB7TR
QB2_EX1 VPQB12TR
QB2_EX2 VPBC12TR
QB2_EX3 VPBC17TR
QB20_EX1 VPBC27TR
QB20_EX2
QB7_EX1
QB7_EX2
IEC05000350-2-en.vsd
IEC05000350 V2 EN-US
ABC_BC
QA1_OP
QA1_CL =1 VPQA1
QB1_OP
QB1_CL =1 VPQB1
QB20_OP
QB20_CL =1 VPQB20
QB7_OP
QB7_CL =1 VPQB7
QB2_OP
QB2_CL =1 VPQB2
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
QC11_OP
QC11_CL =1 VPQC11
QC21_OP
QC21_CL =1 VPQC21
QC71_OP
QC71_CL =1 VPQC71
VPQB1
QB1_OP QA1OPREL
& >1 QA1OPITL
QA1O_EX1 1
VPQB20
QB20_OP &
QA1O_EX2
VP_BBTR
BBTR_OP &
EXDU_12
QA1O_EX3
VPQB1 QA1CLREL
VPQB2 QA1CLITL
VPQB7 & 1
VPQB20
en04000533.vsd
IEC04000533 V1 EN-US
VPQA1
VPQB2 QB1REL
& >1
VPQC1 QB1ITL
VPQC2 1
VPQC11
QA1_OP
QB2_OP
QC1_OP
QC2_OP
QC11_OP
EXDU_ES
QB1_EX1
VPQB2
VP_BC_12
&
QB2_CL
BC_12_CL
EXDU_BC
QB1_EX2
VPQC1
VPQC11
&
QC1_CL
QC11_CL
EXDU_ES
QB1_EX3
en04000534.vsd
IEC04000534 V1 EN-US
VPQA1
VPQB1 QB2REL
& >1
VPQC1 QB2ITL
VPQC2 1
VPQC21
QA1_OP
QB1_OP
QC1_OP
QC2_OP
QC21_OP
EXDU_ES
QB2_EX1
VPQB1
VP_BC_12
&
QB1_CL
BC_12_CL
EXDU_BC
QB2_EX2
VPQC1
VPQC21
&
QC1_CL
QC21_CL
EXDU_ES
QB2_EX3
en04000535.vsd
IEC04000535 V1 EN-US
VPQA1
VPQB20 QB7REL
& >1
VPQC1 QB7ITL
VPQC2 1
VPQC71
QA1_OP
QB20_OP
QC1_OP
QC2_OP
QC71_OP
EXDU_ES
QB7_EX1
VPQC2
VPQC71
&
QC2_CL
QC71_CL
EXDU_ES
QB7_EX2
VPQA1
VPQB7 QB20REL
& >1
VPQC1 QB20ITL
VPQC2 1
VPQC21
QA1_OP
QB7_OP
QC1_OP
QC2_OP
QC21_OP
EXDU_ES
QB20_EX1
VPQC2
VPQC21
&
QC2_CL
QC21_CL
EXDU_ES
QB20_EX2
en04000536.vsd
IEC04000536 V1 EN-US
VPQB1 QC1REL
VPQB20 QC1ITL
& 1
VPQB7
QC2REL
VPQB2
QB1_OP QC2ITL
1
QB20_OP
QB7_OP
QB2_OP
QB1_OP QB1OPTR
QB1_CL QB1CLTR
VPQB1 VPQB1TR
QB20_OP QB220OTR
QB2_OP & QB220CTR
VPQB20 1
VQB220TR
VPQB2 &
QB7_OP QB7OPTR
QB7_CL QB7CLTR
VPQB7 VPQB7TR
QB1_OP QB12OPTR
QB2_OP >1 QB12CLTR
VPQB1 1
VPQB12TR
VPQB2 &
QA1_OP BC12OPTR
QB1_OP >1 BC12CLTR
QB20_OP 1
VPQA1
VPBC12TR
VPQB1 &
VPQB20
QA1_OP BC17OPTR
QB1_OP >1 BC17CLTR
QB7_OP 1
VPQA1
VPBC17TR
VPQB1 &
VPQB7
QA1_OP BC27OPTR
QB2_OP >1 BC27CLTR
QB7_OP 1
VPQA1
VPBC27TR
VPQB2 &
VPQB7
en04000537.vsd
IEC04000537 V1 EN-US
15.3.7.5 Signals
PID-3500-INPUTSIGNALS v9
PID-3500-OUTPUTSIGNALS v9
15.3.8.1 Identification
GUID-03F1A3BB-4A1E-49E8-88C6-10B3876F64DA v4
The interlocking for 1 1/2 breaker diameter (BH_CONN, BH_LINE_A, BH_LINE_B) functions are
used for lines connected to a 1 1/2 breaker diameter according to figure 434.
WA1 (A)
WA2 (B)
QB1 QB2
QC1 QC1
QA1 QA1
QC2 QC2
QB6 QB6
QC3 QC3
BH_LINE_A BH_LINE_B
QB9 QB9
QC1 QC2
QC9 QC9
BH_CONN
en04000513.vsd
IEC04000513 V1 EN-US
M13574-3 v6
BH_LINE_A
QA1_OP QA1CLREL
QA1_CL QA1CLITL
QB6_OP QB6REL
QB6_CL QB6ITL
QB1_OP QB1REL
QB1_CL QB1ITL
QC1_OP QC1REL
QC1_CL QC1ITL
QC2_OP QC2REL
QC2_CL QC2ITL
QC3_OP QC3REL
QC3_CL QC3ITL
QB9_OP QB9REL
QB9_CL QB9ITL
QC9_OP QC9REL
QC9_CL QC9ITL
CQA1_OP QB1OPTR
CQA1_CL QB1CLTR
CQB61_OP VPQB1TR
CQB61_CL
CQC1_OP
CQC1_CL
CQC2_OP
CQC2_CL
QC11_OP
QC11_CL
VOLT_OFF
VOLT_ON
EXDU_ES
QB6_EX1
QB6_EX2
QB1_EX1
QB1_EX2
QB9_EX1
QB9_EX2
QB9_EX3
QB9_EX4
QB9_EX5
QB9_EX6
QB9_EX7
IEC05000352-2-en.vsd
IEC05000352 V2 EN-US
M13578-3 v6
BH_LINE_B
QA1_OP QA1CLREL
QA1_CL QA1CLITL
QB6_OP QB6REL
QB6_CL QB6ITL
QB2_OP QB2REL
QB2_CL QB2ITL
QC1_OP QC1REL
QC1_CL QC1ITL
QC2_OP QC2REL
QC2_CL QC2ITL
QC3_OP QC3REL
QC3_CL QC3ITL
QB9_OP QB9REL
QB9_CL QB9ITL
QC9_OP QC9REL
QC9_CL QC9ITL
CQA1_OP QB2OPTR
CQA1_CL QB2CLTR
CQB62_OP VPQB2TR
CQB62_CL
CQC1_OP
CQC1_CL
CQC2_OP
CQC2_CL
QC21_OP
QC21_CL
VOLT_OFF
VOLT_ON
EXDU_ES
QB6_EX1
QB6_EX2
QB2_EX1
QB2_EX2
QB9_EX1
QB9_EX2
QB9_EX3
QB9_EX4
QB9_EX5
QB9_EX6
QB9_EX7
IEC05000353-2-en.vsd
IEC05000353 V2 EN-US
BH_CONN
QA1_OP QA1CLREL
QA1_CL QA1CLITL
QB61_OP QB61REL
QB61_CL QB61ITL
QB62_OP QB62REL
QB62_CL QB62ITL
QC1_OP QC1REL
QC1_CL QC1ITL
QC2_OP QC2REL
QC2_CL QC2ITL
1QC3_OP
1QC3_CL
2QC3_OP
2QC3_CL
QB61_EX1
QB61_EX2
QB62_EX1
QB62_EX2
IEC05000351-2-en.vsd
IEC05000351 V2 EN-US
M13577-1 v5
BH_CONN
QA1_OP
QA1_CL =1 VPQA1
QB61_OP
QB61_CL =1 VPQB61
QB62_OP
QB62_CL =1 VPQB62
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
1QC3_OP
1QC3_CL =1 VP1QC3
2QC3_OP
2QC3_CL =1 VP2QC3
VPQB61 QA1CLREL
VPQB62 & QA1CLITL
1
VPQA1
VPQC1 QB61REL
& >1
VPQC2 QB61ITL
1
VP1QC3
QA1_OP
QC1_OP
QC2_OP
1QC3_OP
QB61_EX1
VPQC1
VP1QC3
&
QC1_CL
1QC3_CL
QB61_EX2
VPQA1
VPQC1 QB62REL
& >1
VPQC2 QB62ITL
1
VP2QC3
QA1_OP
QC1_OP
QC2_OP
2QC3_OP
QB62_EX1
VPQC2
VP2QC3
&
QC2_CL
2QC3_CL
QB62_EX2
VPQB61 QC1REL
VPQB62 QC1ITL
& 1
QB61_OP QC2REL
QB62_OP QC2ITL
1
en04000560.vsd
IEC04000560 V1 EN-US
BH_LINE_A
QA1_OP
QA1_CL =1 VPQA1
QB1_OP
QB1_CL =1 VPQB1
QB6_OP
QB6_CL =1 VPQB6
QC9_OP
QC9_CL =1 VPQC9
QB9_OP
QB9_CL =1 VPQB9
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
QC3_OP
QC3_CL =1 VPQC3
CQA1_OP
CQA1_CL =1 VPCQA1
CQC1_OP
CQC1_CL =1 VPCQC1
CQC2_OP
CQC2_CL =1 VPCQC2
CQB61_OP
CQB61_CL =1 VPCQB61
QC11_OP
QC11_CL =1 VPQC11
VOLT_OFF
VOLT_ON =1 VPVOLT
VPQB1 QA1CLREL
VPQB6 QA1CLITL
& 1
VPQB9
VPQA1
VPQC1 QB6REL
VPQC2 & >1
QB6ITL
1
VPQC3
QA1_OP
QC1_OP
QC2_OP
QC3_OP
QB6_EX1
VPQC2
VPQC3
&
QC2_CL
QC3_CL
QB6_EX2
en04000554.vsd
IEC04000554 V1 EN-US
VPQA1
VPQC1 QB1REL
VPQC2 & >1
QB1ITL
1
VPQC11
QA1_OP
QC1_OP
QC2_OP
QC11_OP
EXDU_ES
QB1_EX1
VPQC1
VPQC11
&
QC1_CL
QC11_CL
EXDU_ES
QB1_EX2
VPQB1 QC1REL
VPQB6 QC1ITL
QB1_OP & 1
QC2REL
QB6_OP QC2ITL
VPQB6 1
VPQB9 QC3REL
VPCQB61 &
QC3ITL
1
QB6_OP
QB9_OP
CQB61_OP
VPQA1 QB9REL
VPQB6 QB9ITL
VPQC9 & >1 1
VPQC1
VPQC2
VPQC3
VPCQA1
VPCQB61
VPCQC1
VPCQC2
QB9_EX1
QB6_OP
QB9_EX2
>1
QA1_OP
QC1_OP
QC2_OP &
QB9_EX3
en04000555.vsd
IEC04000555 V1 EN-US
CQB61_OP
QB9_EX4
>1 & >1
CQA1_OP
CQC1_OP
CQC2_OP &
QB9_EX5
QC9_OP
QC3_OP
QB9_EX6
VPQC9
VPQC3
&
QC9_CL
QC3_CL
QB9_EX7
VPQB9 QC9REL
VPVOLT QC9ITL
QB9_OP & 1
VOLT_OFF
QB1_OP QB1OPTR
QB1_CL QB1CLTR
VPQB1 VPQB1TR
en04000556.vsd
IEC04000556 V1 EN-US
BH_LINE_B
QA1_OP
QA1_CL =1 VPQA1
QB2_OP
QB2_CL =1 VPQB2
QB6_OP
QB6_CL =1 VPQB6
QC9_OP
QC9_CL =1 VPQC9
QB9_OP
QB9_CL =1 VPQB9
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
QC3_OP
QC3_CL =1 VPQC3
CQA1_OP
CQA1_CL =1 VPCQA1
CQC1_OP
CQC1_CL =1 VPCQC1
CQC2_OP
CQC2_CL =1 VPCQC2
CQB62_OP
CQB62_CL =1 VPCQB62
QC21_OP
QC21_CL =1 VPQC21
VOLT_OFF
VOLT_ON =1 VPVOLT
VPQB2 QA1CLREL
VPQB6 QA1CLITL
& 1
VPQB9
VPQA1
VPQC1 QB6REL
VPQC2 & >1
QB6ITL
1
VPQC3
QA1_OP
QC1_OP
QC2_OP
QC3_OP
QB6_EX1
VPQC2
VPQC3
&
QC2_CL
QC3_CL
QB6_EX2
en04000557.vsd
IEC04000557 V1 EN-US
VPQA1
VPQC1 QB2REL
VPQC2 & >1
QB2ITL
1
VPQC21
QA1_OP
QC1_OP
QC2_OP
QC21_OP
EXDU_ES
QB2_EX1
VPQC1
VPQC21
&
QC1_CL
QC21_CL
EXDU_ES
QB2_EX2
VPQB2 QC1REL
VPQB6 QC1ITL
QB2_OP & 1
QC2REL
QB6_OP QC2ITL
VPQB6 1
VPQB9 QC3REL
VPCQB62 &
QC3ITL
1
QB6_OP
QB9_OP
CQB62_OP
VPQA1 QB9REL
VPQB6 QB9ITL
VPQC9 & >1 1
VPQC1
VPQC2
VPQC3
VPCQA1
VPCQB62
VPCQC1
VPCQC2
QB9_EX1
QB6_OP
QB9_EX2
>1
QA1_OP
QC1_OP
QC2_OP &
QB9_EX3
en04000558.vsd
IEC04000558 V1 EN-US
CQB62_OP
QB9_EX4
>1 & >1
CQA1_OP
CQC1_OP
CQC2_OP &
QB9_EX5
QC9_OP
QC3_OP
QB9_EX6
VPQC9
VPQC3
&
QC9_CL
QC3_CL
QB9_EX7
VPQB9 QC9REL
VPVOLT QC9ITL
QB9_OP & 1
VOLT_OFF
QB2_OP QB2OPTR
QB2_CL QB2CLTR
VPQB2 VPQB2TR
en04000559.vsd
IEC04000559 V1 EN-US
15.3.8.5 Signals
PID-3593-INPUTSIGNALS v9
PID-3593-OUTPUTSIGNALS v9
PID-3594-INPUTSIGNALS v9
PID-3594-OUTPUTSIGNALS v9
PID-3501-INPUTSIGNALS v9
PID-3501-OUTPUTSIGNALS v9
15.3.9.1 Identification
GUID-D6D10255-2818-44E4-A44E-DF623161C486 v3
The interlocking for a double busbar double circuit breaker bay including DB_BUS_A,
DB_BUS_B and DB_LINE functions are used for a line connected to a double busbar
arrangement according to figure 438.
WA1 (A)
WA2 (B)
QB1 QB2
QC1 QC4
QA1 QA2
DB_BUS_A DB_BUS_B
QC2 QC5
QB61 QB62
QC3
QB9
DB_LINE
QC9
en04000518.vsd
IEC04000518 V1 EN-US
M15105-1 v4
DB_BUS_A
QA1_OP
QA1_CL =1 VPQA1
QB61_OP
QB61_CL =1 VPQB61
QB1_OP
QB1_CL =1 VPQB1
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
QC3_OP
QC3_CL =1 VPQC3
QC11_OP
QC11_CL =1 VPQC11
VPQB61 QA1CLREL
VPQB1 & QA1CLITL
1
VPQA1
VPQC1 QB61REL
& >1
VPQC2 QB61ITL
1
VPQC3
QA1_OP
QC1_OP
QC2_OP
QC3_OP
QB61_EX1
VPQC2
VPQC3
&
QC2_CL
QC3_CL
QB61_EX2
VPQA1
VPQC1 QB1REL
& >1
VPQC2 QB1ITL
1
VPQC11
QA1_OP
QC1_OP
QC2_OP
QC11_OP
EXDU_ES
QB1_EX1
VPQC1
VPQC11
&
QC1_CL
QC11_CL
EXDU_ES
QB1_EX2
en04000547.vsd
IEC04000547 V1 EN-US
VPQB61 QC1REL
VPQB1 QC1ITL
& 1
QB61_OP QC2REL
QB1_OP QC2ITL
1
QB1_OP QB1OPTR
QB1_CL QB1CLTR
VPQB1 VPQB1TR
en04000548.vsd
IEC04000548 V1 EN-US
DB_BUS_B
QA2_OP
QA2_CL =1 VPQA2
QB62_OP
QB62_CL =1 VPQB62
QB2_OP
QB2_CL =1 VPQB2
QC4_OP
QC4_CL =1 VPQC4
QC5_OP
QC5_CL =1 VPQC5
QC3_OP
QC3_CL =1 VPQC3
QC21_OP
QC21_CL =1 VPQC21
VPQB62 QA2CLREL
VPQB2 & QA2CLITL
1
VPQA2
VPQC4 QB62REL
& >1
VPQC5 QB62ITL
1
VPQC3
QA2_OP
QC4_OP
QC5_OP
QC3_OP
QB62_EX1
VPQC5
VPQC3
&
QC5_CL
QC3_CL
QB62_EX2
VPQA2
VPQC4 QB2REL
& >1
VPQC5 QB2ITL
1
VPQC21
QA2_OP
QC4_OP
QC5_OP
QC21_OP
EXDU_ES
QB2_EX1
VPQC4
VPQC21
&
QC4_CL
QC21_CL
EXDU_ES
QB2_EX2
en04000552.vsd
IEC04000552 V1 EN-US
VPQB62 QC4REL
VPQB2 QC4ITL
& 1
QB62_OP QC5REL
QB2_OP QC5ITL
1
QB2_OP QB2OPTR
QB2_CL QB2CLTR
VPQB2 VPQB2TR
en04000553.vsd
IEC04000553 V1 EN-US
DB_LINE
QA1_OP
QA1_CL =1 VPQA1
QA2_OP
QA2_CL =1 VPQA2
QB61_OP
QB61_CL =1 VPQB61
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
QB62_OP
QB62_CL =1 VPQB62
QC4_OP
QC4_CL =1 VPQC4
QC5_OP
QC5_CL =1 VPQC5
QB9_OP
QB9_CL =1 VPQB9
QC3_OP
QC3_CL =1 VPQC3
QC9_OP
QC9_CL =1 VPQC9
VOLT_OFF
VOLT_ON =1 VPVOLT
VPQA1
VPQA2 QB9REL
VPQC1 & >1
QB9ITL
1
VPQC2
VPQC3
VPQC4
VPQC5
VPQC9
QA1_OP
QA2_OP
QC1_OP
QC2_OP
QC3_OP
QC4_OP
QC5_OP
QC9_OP
QB9_EX1
& en04000549.vsd
IEC04000549 V1 EN-US
VPQA1
VPQC1
VPQC2 & >1
VPQC3
VPQC9
VPQB62
QA1_OP
QC1_OP
QC2_OP
QC3_OP
QC9_OP
QB62_OP
QB9_EX2
VPQA2
VPQB61
&
VPQC3
VPQC4
VPQC5
VPQC9
QA2_OP
QB61_OP
QC3_OP
QC4_OP
QC5_OP
QC9_OP
QB9_EX3
VPQC3
VPQC9
&
VPQB61
VPQB62
QC3_OP
QC9_OP
QB61_OP
QB62_OP
QB9_EX4
VPQC3
VPQC9
&
QC3_CL
QC9_CL
QB9_EX5
en04000550.vsd
IEC04000550 V1 EN-US
VPQB61
VPQB62 QC3REL
VPQB9 &
QC3ITL
1
QB61_OP
QB62_OP
QB9_OP
VPQB9
VPVOLT QC9REL
QB9_OP &
QC9ITL
1
VOLT_OFF
en04000551.vsd
IEC04000551 V1 EN-US
M13591-3 v6
DB_BUS_A
QA1_OP QA1CLREL
QA1_CL QA1CLITL
QB1_OP QB61REL
QB1_CL QB61ITL
QB61_OP QB1REL
QB61_CL QB1ITL
QC1_OP QC1REL
QC1_CL QC1ITL
QC2_OP QC2REL
QC2_CL QC2ITL
QC3_OP QB1OPTR
QC3_CL QB1CLTR
QC11_OP VPQB1TR
QC11_CL
EXDU_ES
QB61_EX1
QB61_EX2
QB1_EX1
QB1_EX2
IEC05000354-2-en.vsd
IEC05000354 V2 EN-US
DB_LINE
QA1_OP QB9REL
QA1_CL QB9ITL
QA2_OP QC3REL
QA2_CL QC3ITL
QB61_OP QC9REL
QB61_CL QC9ITL
QC1_OP
QC1_CL
QC2_OP
QC2_CL
QB62_OP
QB62_CL
QC4_OP
QC4_CL
QC5_OP
QC5_CL
QB9_OP
QB9_CL
QC3_OP
QC3_CL
QC9_OP
QC9_CL
VOLT_OFF
VOLT_ON
QB9_EX1
QB9_EX2
QB9_EX3
QB9_EX4
QB9_EX5
IEC05000356-2-en.vsd
IEC05000356 V2 EN-US
M13596-3 v6
DB_BUS_B
QA2_OP QA2CLREL
QA2_CL QA2CLITL
QB2_OP QB62REL
QB2_CL QB62ITL
QB62_OP QB2REL
QB62_CL QB2ITL
QC4_OP QC4REL
QC4_CL QC4ITL
QC5_OP QC5REL
QC5_CL QC5ITL
QC3_OP QB2OPTR
QC3_CL QB2CLTR
QC21_OP VPQB2TR
QC21_CL
EXDU_ES
QB62_EX1
QB62_EX2
QB2_EX1
QB2_EX2
IEC05000355-2-en.vsd
IEC05000355 V2 EN-US
15.3.9.5 Signals
PID-3598-INPUTSIGNALS v9
PID-3598-OUTPUTSIGNALS v9
PID-3601-INPUTSIGNALS v9
PID-3601-OUTPUTSIGNALS v9
PID-3508-INPUTSIGNALS v10
PID-3508-OUTPUTSIGNALS v10
15.3.10.1 Identification
GUID-BEA26EA4-F402-4385-9238-1361E862D987 v3
The interlocking for line bay (ABC_LINE) function is used for a line connected to a double
busbar arrangement with a transfer busbar according to figure 442. The function can also be
used for a double busbar arrangement without transfer busbar or a single busbar
arrangement with/without transfer busbar.
WA1 (A)
WA2 (B)
WA7 (C)
QB1 QB2 QB7
QC1
QA1
QC2
QB9
QC9
en04000478.vsd
IEC04000478 V1 EN-US
ABC_LINE
QA1_OP QA1CLREL
QA1_CL QA1CLITL
QB9_OP QB9REL
QB9_CL QB9ITL
QB1_OP QB1REL
QB1_CL QB1ITL
QB2_OP QB2REL
QB2_CL QB2ITL
QB7_OP QB7REL
QB7_CL QB7ITL
QC1_OP QC1REL
QC1_CL QC1ITL
QC2_OP QC2REL
QC2_CL QC2ITL
QC9_OP QC9REL
QC9_CL QC9ITL
QC11_OP QB1OPTR
QC11_CL QB1CLTR
QC21_OP QB2OPTR
QC21_CL QB2CLTR
QC71_OP QB7OPTR
QC71_CL QB7CLTR
BB7_D_OP QB12OPTR
BC_12_CL QB12CLTR
BC_17_OP VPQB1TR
BC_17_CL VPQB2TR
BC_27_OP VPQB7TR
BC_27_CL VPQB12TR
VOLT_OFF
VOLT_ON
VP_BB7_D
VP_BC_12
VP_BC_17
VP_BC_27
EXDU_ES
EXDU_BPB
EXDU_BC
QB9_EX1
QB9_EX2
QB1_EX1
QB1_EX2
QB1_EX3
QB2_EX1
QB2_EX2
QB2_EX3
QB7_EX1
QB7_EX2
QB7_EX3
QB7_EX4
IEC05000357-2-en.vsd
IEC05000357 V2 EN-US
ABC_LINE
QA1_OP
QA1_CL =1 VPQA1
QB9_OP
QB9_CL =1 VPQB9
QA1CLREL
QB1_OP
QB1_CL =1 VPQB1 QA1CLITL
& 1
QB2_OP
QB2_CL =1 VPQB2
QB7_OP
QB7_CL =1 VPQB7
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
QC9_OP
QC9_CL =1 VPQC9
QC11_OP
QC11_CL =1 VPQC11
QC21_OP
QC21_CL =1 VPQC21
QC71_OP
QC71_CL =1 VPQC71
VOLT_OFF
VOLT_ON =1 VPVOLT
VPQA1
VPQC1 QB9REL
VPQC2 & >1
QB9ITL
1
VPQC9
QA1_OP
QC1_OP
QC2_OP
QC9_OP
QB9_EX1
VPQC2
VPQC9
&
QC2_CL
QC9_CL
QB9_EX2
en04000527.vsd
IEC04000527 V1 EN-US
VPQA1 QB1REL
& ³1
VPQB2
VPQC1 1 QB1ITL
VPQC2
VPQC11
QA1_OP
QB2_OP
QC1_OP
QC2_OP
QC11_OP
EXDU_ES
QB1_EX1
VPQB2 &
VP_BC_12
QB2_CL
BC_12_CL
EXDU_BC
QB1_EX2
VPQC1 &
VPQC11
QC1_CL
QC11_CL
EXDU_ES
QB1EX3
en04000528.vsd
IEC04000528 V1 EN-US
VPQA1 QB2REL
& ³1
VPQB1
VPQC1 1 QB2ITL
VPQC2
VPQC21
QA1_OP
QB1_OP
QC1_OP
QC2_OP
QC21_OP
EXDU_ES
QB2_EX1
VPQB1 &
VP_BC_12
QB1_CL
BC_12_CL
EXDU_BC
QB2_EX2
VPQC1 &
VPQC21
QC1_CL
QC21_CL
EXDU_ES
QB2_EX3
en04000529.vsd
IEC04000529 V1 EN-US
VPQC9 QB7REL
& >1
VPQC71
VP_BB7_D 1 QB7ITL
VP_BC_17
VP_BC_27
QC9_OP
QC71_OP
EXDU_ES
BB7_D_OP
EXDU_BPB
BC_17_OP
BC_27_OP
EXDU_BC
QB7_EX1
VPQA1
VPQB1
VPQC9
&
VPQB9
VPQC71
VP_BB7_D
VP_BC_17
QA1_CL
QB1_CL
QC9_OP
QB9_CL
QC71_OP
EXDU_ES
BB7_D_OP
EXDU_BPB
BC_17_CL
EXDU_BC
QB7_EX2
IEC04000530 V1 EN-US
VPQA1
VPQB2
& >1
VPQC9
VPQB9
VPQC71
VP_BB7_D
VP_BC_27
QA1_CL
QB2_CL
QC9_OP
QB9_CL
QC71_OP
EXDU_ES
BB7_D_OP
EXDU_BPB
BC_27_CL
EXDU_BC
QB7_EX3
VPQC9
VPQC71
&
QC9_CL
QC71_CL
EXDU_ES
QB7_EX4
VPQB1 QC1REL
VPQB2 QC1ITL
VPQB9 & 1
QC2REL
QB1_OP
QB2_OP QC2ITL
1
QB9_OP
VPQB7
VPQB9 QC9REL
VPVOLT &
QC9ITL
QB7_OP 1
QB9_OP
VOLT_OFF
en04000531.vsd
IEC04000531 V1 EN-US
QB1_OP QB1OPTR
QB1_CL QB1CLTR
VPQB1 VPQB1TR
QB2_OP QB2OPTR
QB2_CL QB2CLTR
VPQB2 VPQB2TR
QB7_OP QB7OPTR
QB7_CL QB7CLTR
VPQB7 VPQB7TR
QB1_OP QB12OPTR
QB2_OP >1 QB12CLTR
VPQB1 1
VPQB12TR
VPQB2 &
en04000532.vsd
IEC04000532 V1 EN-US
15.3.10.5 Signals
PID-3509-INPUTSIGNALS v10
PID-3509-OUTPUTSIGNALS v10
15.3.11.1 Identification
GUID-AD839CAA-531B-43BC-B508-39AED3D0A97D v3
The interlocking for transformer bay (AB_TRAFO) function is used for a transformer bay
connected to a double busbar arrangement according to figure 444. The function is used when
there is no disconnector between circuit breaker and transformer. Otherwise, the interlocking
for line bay (ABC_LINE) function can be used. This function can also be used in single busbar
arrangements.
WA1 (A)
WA2 (B)
QB1 QB2
QC1
QA1
AB_TRAFO
QC2
QC3
QA2
QA2 and QC4 are not
QC4 used in this interlocking
QB3 QB4
en04000515.vsd
IEC04000515 V1 EN-US
AB_TRAFO
QA1_OP QA1CLREL
QA1_CL QA1CLITL
QB1_OP QB1REL
QB1_CL QB1ITL
QB2_OP QB2REL
QB2_CL QB2ITL
QC1_OP QC1REL
QC1_CL QC1ITL
QC2_OP QC2REL
QC2_CL QC2ITL
QB3_OP QB1OPTR
QB3_CL QB1CLTR
QB4_OP QB2OPTR
QB4_CL QB2CLTR
QC3_OP QB12OPTR
QC3_CL QB12CLTR
QC11_OP VPQB1TR
QC11_CL VPQB2TR
QC21_OP VPQB12TR
QC21_CL
BC_12_CL
VP_BC_12
EXDU_ES
EXDU_BC
QA1_EX1
QA1_EX2
QA1_EX3
QB1_EX1
QB1_EX2
QB1_EX3
QB2_EX1
QB2_EX2
QB2_EX3
IEC05000358-2-en.vsd
IEC05000358 V2 EN-US
AB_TRAFO
QA1_OP
QA1_CL =1 VPQA1
QB1_OP
QB1_CL =1 VPQB1
QB2_OP
QB2_CL =1 VPQB2
QC1_OP
QC1_CL =1 VPQC1
QC2_OP
QC2_CL =1 VPQC2
QB3_OP
QB3_CL =1 VPQB3
QB4_OP
QB4_CL =1 VPQB4
QC3_OP
QC3_CL =1 VPQC3
QC11_OP
QC11_CL =1 VPQC11
QC21_OP
QC21_CL =1 VPQC21
VPQB1 QA1CLREL
VPQB2 QA1CLITL
VPQC1 & 1
VPQC2
VPQB3
VPQB4
VPQC3
QA1_EX2
QC3_OP
QA1_EX3
QC1_CL >1
QC2_CL
QC3_CL &
QA1_EX1
en04000538.vsd
IEC04000538 V1 EN-US
VPQA1
VPQB2 QB1REL
& >1
VPQC1 QB1ITL
VPQC2 1
VPQC3
VPQC11
QA1_OP
QB2_OP
QC1_OP
QC2_OP
QC3_OP
QC11_OP
EXDU_ES
QB1_EX1
VPQB2
VPQC3
&
VP_BC_12
QB2_CL
QC3_OP
BC_12_CL
EXDU_BC
QB1_EX2
VPQC1
VPQC2
&
VPQC3
VPQC11
QC1_CL
QC2_CL
QC3_CL
QC11_CL
EXDU_ES
QB1_EX3
en04000539.vsd
IEC04000539 V1 EN-US
VPQA1
VPQB1 QB2REL
& >1
VPQC1 QB2ITL
VPQC2 1
VPQC3
VPQC21
QA1_OP
QB1_OP
QC1_OP
QC2_OP
QC3_OP
QC21_OP
EXDU_ES
QB2_EX1
VPQB1
VPQC3
&
VP_BC_12
QB1_CL
QC3_OP
BC_12_CL
EXDU_BC
QB2_EX2
VPQC1
VPQC2
&
VPQC3
VPQC21
QC1_CL
QC2_CL
QC3_CL
QC21_CL
EXDU_ES
QB2_EX3
en04000540.vsd
IEC04000540 V1 EN-US
VPQB1 QC1REL
VPQB2 QC1ITL
& 1
VPQB3
QC2REL
VPQB4
QB1_OP QC2ITL
1
QB2_OP
QB3_OP
QB4_OP
QB1_OP QB1OPTR
QB1_CL QB1CLTR
VPQB1 VPQB1TR
QB2_OP QB2OPTR
QB2_CL QB2CLTR
VPQB2 VPQB2TR
QB1_OP QB12OPTR
QB2_OP >1 QB12CLTR
VPQB1 1
VPQB12TR
VPQB2 &
en04000541.vsd
IEC04000541 V1 EN-US
15.3.11.5 Signals
PID-3510-INPUTSIGNALS v10
PID-3510-OUTPUTSIGNALS v10
15.3.12.1 Identification
GUID-3C4B9379-C861-406C-9295-0309014D548E v2
Position evaluation (POS_EVAL) function converts the input position data signal POSITION,
consisting of value, time and signal status, to binary signals OPENPOS or CLOSEPOS.
The output signals are used by other functions in the interlocking scheme.
POS_EVAL
POSITION OPENPOS
CLOSEPOS
IEC09000079_1_en.vsd
IEC09000079 V1 EN-US
POS_EVAL
Position including quality POSITION OPENPOS
Open/close position of
CLOSEPOS switch device
IEC08000469-1-en.vsd
IEC08000469-1-EN V1 EN-US
Only the value, open/close, and status is used in this function. Time information is not used.
15.3.12.5 Signals
PID-3555-INPUTSIGNALS v6
PID-3555-OUTPUTSIGNALS v6
The apparatus control functions are used for control and supervision of circuit breakers,
disconnectors and earthing switches within a bay. Permission to operate is given after
evaluation of conditions from other functions such as interlocking, synchrocheck, operator
place selection and external or internal blockings.
The complete apparatus control function is not included in this product, and
the information below is included for understanding of the principle for the use
of QCBAY, LOCREM, and LOCREMCTRL.
Normal security means that only the command is evaluated and the resulting position is not
supervised. Enhanced security means that the command is evaluated with an additional
supervision of the status value of the control object. The command sequence with enhanced
security is always terminated by a CommandTermination service primitive and an AddCause
telling if the command was successful or if something went wrong.
Control operation can be performed from the local HMI with authority control if so defined.
A bay can handle, for example a power line, a transformer, a reactor, or a capacitor bank. The
different primary apparatuses within the bay can be controlled via the apparatus control
functions directly by the operator or indirectly by automatic sequences.
Primary apparatuses such as breakers and disconnectors are controlled and supervised by one
function block (SCSWI) each. Because the number and type of signals used for the control of a
breaker or a disconnector are almost the same, the same function block type is used to handle
these two types of apparatuses.
The SCSWI function block is connected either to an SXCBR function block (for circuit breakers)
or to an SXSWI function block (for disconnectors and earthing switches). The physical process
in the switchyard is connected to these two function blocks via binary inputs and outputs.
Four types of function blocks are available to cover most of the control and supervision within
the bay. These function blocks are interconnected to form a control function reflecting the
switchyard configuration. The total number used depends on the switchyard configuration.
These types are:
The functions Local Remote (LOCREM) and Local Remote Control (LOCREMCTRL), to handle
the local/remote switch. The functions Bay reserve (QCRSV) and Reservation input (RESIN), for
the reservation function, also belong to the apparatus control function.
The principles of operation, function blocks, input and output signals and setting parameters
for all these functions are described below.
Depending on the error that occurs during the command sequence the error signal will be set
with a value. Table 506 describes the cause values given on local HMI. The translation to
AddCause values specified in IEC 61850-8-1 is shown in Table 507. For IEC 61850-8-1 edition 2
only addcauses defined in the standard are used, for edition 1 also a number of vendor specific
causes are used. The values are available in the command response to commands from IE
C61850-8-1 clients. An output L_CAUSE on the function block for Switch controller (SCSWI),
Circuit breaker (SXCBR) and Circuit switch (SXSWI) indicates the value of the cause during the
latest command if the function specific command evaluation has been started. The causes
that are not always reflected on the output L_CAUSE, with description of the typical reason are
listed in table 508.
Table 507: Translation of cause values for IEC 61850 edition 2 and edition 1
Internal Cause AddCause in IEC 61850-8-1 Name
Number
Ed 2 Ed 1
0 25 0 None
1 1 1 Not-supported
2 2 2 Blocked-by-switching-hierarchy
3 3 3 Select-failed
4 4 4 Invalid-position
5 5 5 Position-reached
6 6 6 Parameter-change-in-execution
7 7 7 Step-limit
8 8 8 Blocked-by-Mode
9 9 9 Blocked-by-process
10 10 10 Blocked-by-interlocking
11 11 11 Blocked-by-synchrocheck
12 12 12 Command-already-in-execution
13 13 13 Blocked-by-health
14 14 14 1-of-n-control
15 15 1 Abortion-by-cancel
16 16 16 Time-limit-over
17 17 17 Abortion-by-trip
18 18 18 Object-not-selected
19 19 3 Object-already-selected
20 20 3 No-access-authority
24 24 -23 Blocked-by-command
26 26 6 Inconsistent-parameters
27 27 12 Locked-by-other-client
-22 0 -22 Wrong-Ctl-model
Table continues on next page
The Bay control (QCBAY) function is used together with Local remote and local remote control
functions to handle the selection of the operator place per bay. QCBAY also provides blocking
functions that can be distributed to different apparatuses within the bay.
QCBAY
LR_OFF PSTO
LR_LOC UPD_BLKD
LR_REM CMD_BLKD
LR_VALID LOC
BL_UPD STA
BL_CMD REM
IEC10000048-3-en.vsdx
IEC10000048 V3 EN-US
15.4.4.3 Signals
PID-4086-INPUTSIGNALS v8
PID-4086-OUTPUTSIGNALS v8
15.4.4.4 Settings
PID-4086-SETTINGS v8
When the local panel switch (or LHMI selection, depending on the set source to select this) is in
Off position, all commands from remote and local level will be ignored. If the position for the
local/remote switch is not valid the PSTO output will always be set to faulty state (3), which
means no possibility to operate.
To adapt the signals from the local HMI or from an external local/remote switch, the function
blocks LOCREM and LOCREMCTRL are needed and connected to QCBAY.
If the setting AllPSTOValid is set to No Priority and the LR-switch position is in Local or Remote
state, the PSTO output is set to 5 (all), that is, it is permitted to operate from local, station and
remote level without any priority. When the external panel switch is in Off position, the PSTO
output shows the actual state of the switch that is, 0. In this case, it is not possible to control
anything. The LocSta command value is forced to FALSE if AllPSTOValid is set to No priority.
If the setting RemoteIncStation is set to Yes and the LR-switch position is in Remote state, the
PSTO output is set to 2 (Station or Remote), that is, it is permitted to operate from both
station and remote level without any priority.
If the LR-switch position is in Remote state, and AllPSTOValid is set to Priority and
RemoteIncStation is set to No, the switching between station and remote level control is done
through the command LocSta. The command is accessible only through the IEC 61850 Edition
2 protocol.
Table 512: PSTO values for different Local panel switch positions
Local panel AllPSTOValid RemoteInc LocSta.CtlV PSTO LED Possible
switch (setting) Station al value indications on locations that
positions (setting) (command) LHMI shall be able
to operate
0 = Off - - - 0 Remote and Not possible
Local Off to operate
1 = Local Priority - - 1 Remote Off, Local Panel
Local On
1 = Local No priority - - 5 Remote and Local,
Local On Station or
Remote level
without any
priority
2 = Remote Priority No TRUE 6 Remote On, Station level
Local Off
2 = Remote Priority No FALSE 7 Remote On, Remote level
Local Off
2 = Remote Priority Yes - 2 Remote On, Station or
Local Off Remote level
2 = Remote No priority - - 5 Remote and Local,
Local On Station or
Remote level
without any
priority
3 = Faulty - - - 3 Remote and Not possible
Local to operate
Flashing
Blockings M13446-50 v6
The blocking states for position indications and commands are intended to provide the
possibility for the user to make common blockings for the functions configured within a
complete bay.
The blocking facilities provided by the bay control function are the following:
• Blocking of position indications, BL_UPD. This input will block all inputs related to
apparatus positions for all configured functions within the bay.
• Blocking of commands, BL_CMD. This input will block all commands for all configured
functions within the bay.
The switching of the Local/Remote switch requires at least system operator level. The
password will be requested at an attempt to operate if authority levels have been defined in
the IED, otherwise the default authority level can handle the control without LogOn. The users
and passwords are defined with the IED Users tool in PCM600.
M17086-3 v11
The signals from the local HMI or from an external local/remote switch are connected via the
function blocks local remote (LOCREM) and local remote control (LOCREMCTRL) to the Bay
control (QCBAY) function block. The parameter ControlMode in function block LOCREM is set
to choose if the switch signals are coming from the local HMI or from an external hardware
switch connected via binary inputs.
LOCREM
CTRLOFF OFF
LOCCTRL LOCAL
REMCTRL REMOTE
LHMICTRL VALID
IEC05000360-3-en.vsdx
IEC05000360 V3 EN-US
LOCREMCTRL
^PSTO1 HMICTR1
^PSTO2 HMICTR2
^PSTO3 HMICTR3
^PSTO4 HMICTR4
^PSTO5 HMICTR5
^PSTO6 HMICTR6
^PSTO7 HMICTR7
^PSTO8 HMICTR8
^PSTO9 HMICTR9
^PSTO10 HMICTR10
^PSTO11 HMICTR11
^PSTO12 HMICTR12
IEC05000361-3-en.vsdx
IEC05000361 V3 EN-US
15.4.5.2 Signals
PID-3944-INPUTSIGNALS v7
PID-3944-OUTPUTSIGNALS v7
PID-3943-INPUTSIGNALS v6
PID-3943-OUTPUTSIGNALS v6
15.4.5.3 Settings
PID-3944-SETTINGS v7
PID-3943-SETTINGS v2
The function block Local remote (LOCREM) handles the signals coming from the local/remote
switch. The connections are seen in Figure 450, where the inputs on function block LOCREM
are connected to binary inputs if an external switch is used. When the local HMI is used, the
inputs are not used. The switching between external and local HMI source is done through the
parameter ControlMode. The outputs from the LOCREM function block control the output
PSTO (Permitted Source To Operate) on Bay control (QCBAY).
LOCREM QCBAY
CTRLOFF OFF LR_ OFF PSTO
LOCCTRL LOCAL LR_ LOC UPD_ BLKD
REMCTRL REMOTE LR_ REM CMD_ BLKD
LHMICTRL VALID LR_ VALID LOC
BL_ UPD STA
BL_ CMD REM
LOCREM QCBAY
CTRLOFF OFF LR_ OFF PSTO
LOCCTRL LOCAL LR_ LOC UPD_ BLKD
REMCTRL REMOTE LR_ REM CMD_ BLKD
LHMICTRL VALID LR_ VALID LOC
BL_ UPD STA
BL_ CMD REM
LOCREMCTRL
PSTO1 HMICTR1
PSTO2 HMICTR2
PSTO3 HMICTR3
PSTO4 HMICTR4
PSTO5 HMICTR5
PSTO6 HMICTR6
PSTO7 HMICTR7
PSTO8 HMICTR8
PSTO9 HMICTR9
PSTO 10 HMICTR 10
PSTO 11 HMICTR 11
PSTO 12 HMICTR 12
IEC10000052-1-en.vsd
IEC10000052 V2 EN-US
Figure 450: Configuration for the local/remote handling for a local HMI with two bays and
two screen pages
If the IED contains control functions for several bays, the local/remote position can be
different for the included bays. When the local HMI is used the position of the local/remote
switch can be different depending on which single line diagram screen page that is presented
on the local HMI. The function block Local remote control (LOCREMCTRL) controls the
presentation of the LEDs for the local/remote position to applicable bay and screen page.
The switching of the local/remote switch requires at least system operator level. The
password will be requested at an attempt to operate if authority levels have been defined in
the IED. Otherwise the default authority level, SuperUser, can handle the control without
LogOn. The users and passwords are defined with the IED Users tool in PCM600.
The Switch controller (SCSWI) initializes and supervises all functions to properly select and
operate switching primary apparatuses. The Switch controller may handle and operate on one
multi-phase device or up to three one-phase devices.
SCSWI
BLOCK EXE_OP
PSTO EXE_CL
L_SEL SEL_OP
L_OPEN SEL_CL
L_CLOSE SELECTED
AU_OPEN RES_RQ
AU_CLOSE START_SY
BL_CMD CANC_SY
RES_GRT POSITION
RES_EXT OPENP OS
SY_INPRO CLOSEPOS
SYNC_OK POLEDISC
EN_OPEN CMD_BLK
EN_CLOSE L_CAUSE
XPOSL1* POS_INTR
XPOSL2* XEXINF
XPOSL3*
IEC05000337-6-en.vsdx
IEC05000337 V6 EN-US
15.4.6.3 Signals
PID-6798-INPUTSIGNALS v4
PID-6798-OUTPUTSIGNALS v4
GUID-7DABB496-EABE-48A4-8078-7ED5D6D4FE14 v2
AU_OPEN and AU_CLOSE are used to issue automated commands as e.g. for
load shedding for opening respectively closing to the SCSWI function. They
work without regard to how the operator place selector, PSTO, is set. In order
to have effect on the outputs EXE_OP and EXE_CL, the corresponding enable
input, EN_OPEN respectively EN_CLOSE must be set, and that no interlocking is
active.
L_SEL, L_OPEN and L_CLOSE are used for local command sequence connected
to binary inputs. In order to have effect, the operator place selector, PSTO,
must be set to local or to remote with no priority. If the control model used is
Select before operate, Also the corresponding enable input must be set, and no
interlocking is active. The L_SEL input must be set before L_OPEN or L_CLOSE
is operated, if the control model is Select before operate.
15.4.6.4 Settings
PID-6798-SETTINGS v4
Reservation SXCBR /
Client SCSWI
logic SXSWI
select
SEL_CL = TRUE
RES_RQ = TRUE
tReservation
Response
tSelect
RES_GRT = TRUE
SELECTED = TRUE
selectAck/AddCause = 0
requestedPosition = 10
opRcvd = TRUE
EXE_CL
RES_RQ = FALSE
RES_GRT = FALSE
IEC15000416-2-EN.vsdx
IEC15000416 V2 EN-US
Figure 452: Example of command sequence for a successful close command when the
control model SBO with enhanced security is used
requestedPosition = 10
opRcvd = TRUE
RES_RQ
tReservation
Response
RES_GRT = TRUE
EXE_CL
operateAck/AddCause = 0 operateAck/AddCause = 0
RES_RQ = FALSE
RES_GRT = FALSE
IEC15000417-1-en.vsdx
IEC15000417 V1 EN-US
Figure 453: Example of command sequence for a successful close command when the
control model direct with normal security is used
Normal security means that only the command is evaluated and the resulting position is not
supervised. Enhanced security means that the command sequence is supervised in three
steps, the selection, command evaluation and the supervision of position. Each step ends up
with a pulsed signal to indicate that the respective step in the command sequence is finished.
If an error occurs in one of the steps in the command sequence, the sequence is terminated.
The last error (L_CAUSE) can be read from the function block and used for example at
commissioning.
There is no relation between the command direction and the actual position.
For example, if the switch is in closed position it is possible to execute a close
command.
In the case when there are two or more one-phase switches connected to the switch control
function, the switch control will "merge" the position of the switches to the resulting multi-
phase position. In the case when the position differ between the one-phase switches,
following principles will be applied:
The time stamp of the output multi-phase position from switch control will have the time
stamp of the last changed phase when it reaches the end position. When it goes to
intermediate position or bad state, it will get the time stamp of the first changed phase.
In addition, there is also the possibility that one of the one-phase switches will change
position at any time due to a trip. Such situation is here called pole discordance and is
supervised by this function. In case of a pole discordance situation, that is, the positions of the
one-phase switches are not equal for a time longer than the setting tPoleDiscord, an error
signal POLEDISC will be set.
In the supervision phase, the switch controller function evaluates the "cause" values from the
switch modules circuit breaker (SXCBR)/circuit switch (SXSWI). At error the "cause" value with
highest priority is shown.
The different block conditions will only affect the operation of this function,
that is, no blocking signals will be "forwarded" to other functions. The above
blocking outputs are stored in a non-volatile memory.
When there is no positive confirmation from the synchrocheck function, SCSWI will send a
start signal START_SY to the synchronizing function, which will send the closing command to
SXCBR when the synchronizing conditions are fulfilled, see Figure 454. If no synchronizing
function is included, the timer for supervision of the "synchronizing in progress signal" is set
to 0, which means no start of the synchronizing function. SCSWI will then set the attribute
"blocked-by-synchrocheck" in the "cause" signal. See also the time diagram in Figure 458.
SCSWI SXCBR
EXE_CL
OR CLOSE
SYNC_OK
START_SY
CANC_SY
SY_INPRO
SESRSYN
CLOSECB
Synchro Synchronizing
check function
IEC09000209-2-en.vsd
IEC09000209 V2 EN-US
The timer tSelect is used for supervising the time between the select and the execute
command signal, that is, the time the operator has to perform the command execution after
the selection of the object to operate.
select
execute command
tSelect
timer t1 t1>tSelect, then long-
operation-time in 'cause'
is set
en05000092.vsd
IEC05000092 V1 EN-US
The parameter tResResponse is used to set the maximum allowed time to make the
reservation, that is, the time between reservation request and the feedback reservation
granted from all bays involved in the reservation function.
select
execute command
position L1 open
close
position L2 open
close
position L3 open
close
cmd termination L1
cmd termination L2
cmd termination L3
cmd termination *
position open
close
t1>tExecutionFB, then
tExecutionFB timer long-operation-time in
t1 'cause' is set
The parameter tSynchronizing is used to define the maximum allowed time between the start
signal for synchronizing and the confirmation that synchronizing is in progress.
execute command
SYNC_OK
tSynchrocheck
t1
START_SY
SY_INPRO
en05000095.vsd
IEC05000095 V1 EN-US
The purpose of Circuit breaker (SXCBR) is to provide the actual status of positions and to
perform the control operations, that is, pass all the commands to primary apparatuses in the
form of circuit breakers via binary output boards and to supervise the switching operation and
position.
SXCBR
BLOCK XPOS
LR_SWI EXE_OP
OPEN EXE_CL
CLOSE SUBSTED
BL_OPEN OP_BLKD
BL_CLOSE CL_BLKD
BL_UPD UPD_BLKD
POSOP EN POSITION
POSCLOSE OPENP OS
CBOPCAP CLOSEPOS
TR_OPEN TR_POS
TR_CLOSE CNT_VAL
RS_CNT L_CAUSE
EEH_WARN EEHEALTH
EEH_ALM CBOPCAP
XIN
IEC05000338-6-en.vsdx
IEC05000338 V6 EN-US
15.4.7.3 Signals
PID-6799-INPUTSIGNALS v3
PID-6799-OUTPUTSIGNALS v3
15.4.7.4 Settings
PID-6799-SETTINGS v3
SXCBR has an operation counter for closing and opening commands. The counter value can be
read remotely from the operator place. The value is reset from local HMI, a binary input or
remotely from the operator place by configuring a signal from the Single Point Generic Control
8 signals (SPC8GAPC) for example. The health of the external equipment, the switch, can be
monitored according to IEC 61850-8-1. The operation counter functionality and the external
equipment health supervision are independent sub-functions of the circuit breaker function.
Local= Operation at
UE switch yard level
TR
en05000096.vsd
IEC05000096 V1 EN-US
• Block/deblock for open command. It is used to block operation for the open command.
• Block/deblock for close command. It is used to block operation for the close command.
• Update block/deblock of positions. It is used to block the updating of position values.
Other signals related to the position will be reset.
• Blocking of function, BLOCK. If BLOCK signal is set, it means that the function is active,
but no outputs are generated, no reporting, control commands are rejected and
functional and configuration data is visible.
Substitution M13487-22 v5
The substitution part in SXCBR is used for manual set of the position and quality of the switch.
The typical use of substitution is that an operator enters a manual value because that the real
process value is erroneous for some reason. SXCBR will then use the manually entered value
instead of the value for positions determined by the process.
When the position of the SXCBR is substituted, its IEC 61850-8-1 data object is
marked as “substituted", in addition to the substituted quality, but the position
quality of the connected SCSWI is not dependent on the substitution indication
in the quality, so it does not show that it is derived from a substituted value.
OPENPOS
CLOSEPOS
en05000097.vsd
IEC05000097 V1 EN-US
OPENPOS
CLOSEPOS
AdaptivePulse=FALSE
EXE_CL
tClosePulse
AdaptivePulse=TRUE
EXE_CL
tClosePulse
en05000098.vsd
IEC05000098 V1 EN-US
If the pulse is set to be adaptive, it is not possible for the pulse to exceed tOpenPulse or
tClosePulse.
• the new expected final position is reached and the configuration parameter AdaptivePulse
is set to true
• the timer tOpenPulse or tClosePulse has elapsed
• an error occurs due to the switch does not start moving, that is, tStartMove has elapsed.
If the breaker reaches the final position before the execution pulse time has
elapsed, and AdaptivePulse is not true, the function waits for the end of the
execution pulse before telling the activating function that the command is
completed.
There is one exception to the first item above: if the primary device is in open position and an
open command is executed or if the primary device is in closed position and a close command
is executed. In these cases, with the additional condition that the configuration parameter
AdaptivePulse is true, the execute output pulse is always activated and resets when
tStartMove has elapsed. If the configuration parameter AdaptivePulse is set to false, the
execution output remains active until the pulse duration timer has elapsed.
If the start position indicates bad state (OPENPOS=1 and CLOSEPOS =1) when
a command is executed, the execute output pulse resets only when timer
tOpenPulse or tClosePulse has elapsed.
An example of when a primary device is open and an open command is executed is shown in
Figure 463 .
OPENPOS
CLOSEPOS
EXE_OP AdaptivePulse=FALSE
tOpenPulse
EXE_OP AdaptivePulse=TRUE
tOpenPulse
tStartMove timer
en05000099.vsd
IEC05000099 V1 EN-US
The purpose of Circuit switch (SXSWI) function is to provide the actual status of positions and
to perform the control operations, that is, pass all the commands to primary apparatuses in
the form of disconnectors or earthing switches via binary output boards and to supervise the
switching operation and position.
SXSWI
BLOCK XPOS
LR_SWI EXE_OP
OPEN EXE_CL
CLOSE SUBSTED
BL_OPEN OP_BLKD
BL_CLOSE CL_BLKD
BL_UPD UPD_BLKD
POSOP EN POSITION
POSCLOSE OPENP OS
SWOPCAP CLOSEPOS
RS_CNT CNT_VAL
EEH_WARN L_CAUSE
EEH_ALM EEHEALTH
XIN SWOPCAP
IEC05000339-5-en.vsdx
IEC05000339 V5 EN-US
15.4.8.3 Signals
PID-6800-INPUTSIGNALS v4
PID-6800-OUTPUTSIGNALS v4
15.4.8.4 Settings
PID-6800-SETTINGS v4
allowed, SXSWI performs the execution command. In case of erroneous conditions, the
function indicates an appropriate "cause" value, see Table 506.
SXSWI has an operation counter for closing and opening commands. The counter value can be
read remotely from the operator place. The value is reset from a binary input or remotely from
the operator place by configuring a signal from the Single Point Generic Control 8 signals
(SPC8GAPC), for example.
Also, the health of the external equipment, the switch, can be monitored according to IEC
61850-8-1.
Local= Operation at
UE switch yard level
TR
en05000096.vsd
IEC05000096 V1 EN-US
• Block/deblock for open command. It is used to block operation for open command.
• Block/deblock for close command. It is used to block operation for close command.
• Update block/deblock of positions. It is used to block the updating of position values.
Other signals related to the position will be reset.
• Blocking of function, BLOCK. If BLOCK signal is set, it means that the function is active,
but no outputs are generated, no reporting, control commands are rejected and
functional and configuration data is visible.
Substitution M16494-21 v7
The substitution part in SXSWI is used for manual set of the position and quality of the switch.
The typical use of substitution is that an operator enters a manual value because the real
process value is erroneous of some reason. SXSWI will then use the manually entered value
instead of the value for positions determined by the process.
When the position of the SXSWI is substituted, its IEC 61850-8-1 data object is
marked as “substituted", in addition to the substituted quality, but the position
quality of the connected SCSWI is not dependent on the substitution indication
in the quality, so it does not show that it is derived from a substituted value.
OPENPOS
CLOSEPOS
en05000097.vsd
IEC05000097 V1 EN-US
OPENPOS
CLOSEPOS
AdaptivePulse=FALSE
EXE_CL
tClosePulse
AdaptivePulse=TRUE
EXE_CL
tClosePulse
en05000098.vsd
IEC05000098 V1 EN-US
• the new expected final position is reached and the configuration parameter AdaptivePulse
is set to true
• the timer tOpenPulse or tClosePulse has elapsed
• an error occurs due to the switch does not start moving, that is, tStartMove has elapsed.
If the controlled primary device reaches the final position before the execution
pulse time has elapsed, and AdaptivePulse is not true, the function waits for
the end of the execution pulse before telling the activating function that the
command is completed.
There is one exception from the first item above. If the primary device is in open position and
an open command is executed or if the primary device is in close position and a close
command is executed. In these cases, with the additional condition that the configuration
parameter AdaptivePulse is true, the execute output pulse is always activated and resets when
tStartMove has elapsed. If the configuration parameter AdaptivePulse is set to false the
execution output remains active until the pulse duration timer has elapsed.
If the start position indicates bad state (OPENPOS=1 and CLOSEPOS =1) when
a command is executed the execute output pulse resets only when timer
tOpenPulse or tClosePulse has elapsed.
An example when a primary device is open and an open command is executed is shown in
Figure 468.
OPENPOS
CLOSEPOS
EXE_OP AdaptivePulse=FALSE
tOpenPulse
EXE_OP AdaptivePulse=TRUE
tOpenPulse
tStartMove timer
en05000099.vsd
IEC05000099 V1 EN-US
15.4.9 Proxy for signals from switching device via GOOSE XLNPROXY
The proxy for signals from switching device via GOOSE (XLNPROXY) gives an internal
representation of the position status and control response for a switch modelled in a breaker
IED. This representation is identical to that of an SXCBR or SXSWI function.
XLNPROXY
BEH* XPOS
BEH_VALID* SELECTED
LOC* OP_BLKD
LOC_VALID* CL_BLKD
BLKOPN* OPENPOS
BLKOPN_V* CLOSEPOS
BLKCLS* CNT_VAL
BLKCLS_V* L_CAUSE
POSVAL* EEHEALTH
POSVAL_V* OPCAP
OPCNT*
OP_CNT_V*
BLK
BLK_VAL
STSELD
STSELD_V
OPRCVD
OPRCVD_V
OPOK
OPOK_VAL
EEHEALTH
EEH_VAL
OPCAP
OPCAP_V
COMMVALID
XIN
IEC16000043-1-en.vsdx
IEC16000043 V1 EN-US
15.4.9.3 Signals
PID-6712-INPUTSIGNALS v3
PID-6712-OUTPUTSIGNALS v3
15.4.9.4 Settings
PID-6712-SETTINGS v3
GUID-A4CCC681-D4D8-4534-905D-1D8AD40E923B v1
The default values of the inputs BEH, OPCNT, EEHEALTH and OPCAP are set to
-1 to denote that they are not connected.
The proxy for signals from switching device via GOOSE (XLNPROXY) is intended to be used
when the switch (XCBR/XSWI) is modelled and controlled in a breaker IED or similar unit on the
process bus. XLNPROXY packages the signals from the GOOSE receive function, normally
GOOSEXLNRCV, into the same format as used from SXCBR and SXSWI to SCSWI. It makes a
similar evaluation of the command response as SXCBR and SXSWI when a command is issued
from the connected SCSWI.
XLNPROXY has two outputs for position indication: OPENPOS and CLOSEPOS. Position is a
double point indication and the OPENPOS and CLOSEPOS are binary outputs intended to be
used for condition logics to protection and control functions
Normally, the position outputs, OPENPOS and CLOSEPOS, follow the value of the input
POSVAL. However, if the POSVAL_V input is FALSE, the communication is lost (COMMVALID =
FALSE), or the quality of the position received is bad, the OPENPOS and CLOSEPOS are both
set to FALSE.
The command evaluation is triggered through the group input XIN that is connected to the
SCSWI function controlling the switch.
If an operation is initiated by the SCSWI, the XLNPROXY function checks if the switch is
blocked for the operation direction and that the position moves to the desired position within
the two time limits tStartMove and tIntermediate. The default values for tStartMove and
tIntermediate are for a breaker. The typical values for a disconnector are:
• tStartMove = 3s
• tIntermediate = 15s
In most cases, tStartMove and tIntermediate can be set to the same values as
in the source XCBR or XSWI function. However, if the time limits are set very
close to the actual movement times of the apparatus, compensation may be
needed for the communication delays and differences in cycle time of the
XLNPROXY function and the source function. The compensation should be in
the range of 0 - 5ms.
When the switch has started moving, it issues a response to the SCSWI function that the
operation has started. If it does not start moving within tStartMove, the command is deemed
as failed, and a cause is raised on the L_CAUSE output and sent to the SCSWI. The different
causes it can identify are listed in order of priority in table 1. The detection of the different
ways of blocking is done while waiting for movement of the switch, but the cause is not given
until the tStartMove has elapsed.
The L_CAUSE output keeps its output value until a new command sequence has been started.
If the quality of the position or the communication becomes bad, the command evaluation
replaces the uncertain position value with intermediate position. Thus, as long as the quality is
bad, all commands will result in the cause Persistant-intermediate-state, -32.
If the switch in the merging unit has the behaviour set to Test or Test blocked, when the
IED has the behaviour On or Blocked, all data from the switch is regarded as invalid. Thus, any
command will fail with the cause PersistantiIntermediate-state, -32, and if selection is used for
the switch, all attempts to select the connected SCSWI will fail with the cause Select-failed, 3,
from the SCSWI.
It is possible to speed up the command response for when the command has been started by
the switch in the breaker IED by connecting the inputs OPOK and OPOK_VAL. Then the
blocking check is only done until OPOK is activated and confirmation of that the command has
been started is given to the SCSWI function.
If the inputs STSELD and STSELD_V are connected, the switch in the breaker IED is assumed to
use selection. Then the SCSWI will wait for a selected indication, STSELD input of XLNPROXY,
before accepting selection, this information is transferred to the SCSWI function from the
XLNPROXY through the group connection XPOS. If STSELD is not activated within tSelect of
the SCSWI function, the selection is deemed failed and it gives a negative selection
acknowledgement to the command issuer with the cause Select-failed. Further, if the
communication is lost, or the data received is deemed invalid, the selection will also fail with
cause Select-failed from the SCSWI.
QCRSV
EXCH_IN RES_GRT1
RES_RQ1 RES_GRT2
RES_RQ2 RES_GRT3
RES_RQ3 RES_GRT4
RES_RQ4 RES_GRT5
RES_RQ5 RES_GRT6
RES_RQ6 RES_GRT7
RES_RQ7 RES_GRT8
RES_RQ8 RES_BAYS
BLOCK ACK_TO_B
OVERRIDE RESERVED
RES_DATA EXCH_OUT
IEC05000340-3-en.vsdx
IEC05000340 V3 EN-US
15.4.10.3 Signals
PID-3561-INPUTSIGNALS v7
PID-3561-OUTPUTSIGNALS v7
15.4.10.4 Settings
PID-3561-SETTINGS v7
The parameters ParamRequestx (x=1-8) are chosen at reservation of the own bay only (TRUE)
or other bays (FALSE). To reserve the own bay only means that no reservation request
RES_BAYS is created.
If the RESERVED output is not set, the selection is made with the output RES_GRTx (where
x=1-8 is the number of the requesting apparatus), which is connected to switch controller
SCSWI. If the bay already is reserved the command sequence will be reset and the SCSWI will
set the attribute "1-of-n-control" in the "cause" signal.
When it receives acknowledge from the bays via the input RES_DATA, it sets the output
RES_GRTx (where x=1-8 is the number of the requesting apparatus). If not acknowledgement
from all bays is received within a certain time defined in SCSWI (tResResponse), the SCSWI will
reset the reservation and set the attribute "1-of-n-control" in the "cause" signal.
The reservation function can also be overridden in the own bay with the OVERRIDE input
signal, that is, reserving the own bay without waiting for the external acknowledge.
If there are more than eight apparatuses in the bay, there has to be one additional QCRSV. The
two QCRSV functions have to communicate and this is done through the input EXCH_IN and
EXCH_OUT according to Figure 471. If more than one QCRSV are used, the execution order is
very important. The execution order must be in the way that the first QCRSV has a lower
number than the next one.
QCRSV
EXCH_IN RES_GRT1
RES_RQ1 RES_GRT2
RES_RQ2 RES_GRT3
RES_RQ3 RES_GRT4
RES_RQ4 RES_GRT5
RES_RQ5 RES_GRT6
RES_RQ6 RES_GRT7
RES_RQ7 RES_GRT8
RES_RQ8 RES_BAYS
BLOCK ACK_TO_B
OVERRIDE RESERVED
RES_DATA EXCH_OUT
QCRSV
EXCH_IN RES_GRT1
RES_RQ1 RES_GRT2
RES_BAYS
RES_RQ2 RES_GRT3 1
RES_RQ3 RES_GRT4
RES_RQ4 RES_GRT5
RES_RQ5 RES_GRT6 ACK_TO_B
RES_RQ6 RES_GRT7 1
RES_RQ7 RES_GRT8
RES_RQ8 RES_BAYS
1
BLOCK ACK_TO_B RESERVED
OVERRIDE RESERVED
RES_DATA EXCH_OUT
IEC05000088-3-en.vsdx
IEC05000088 V3 EN-US
The Reservation input (RESIN) function receives the reservation information from other bays.
The number of instances is the same as the number of involved bays (up to 60 instances are
available).
RESIN1
BAY_ACK ACK_F_B
BAY_VAL ANY_ACK
BAY_RES VALID_TX
RE_RQ_B
V_RE_RQ
EXCH_OUT
IEC05000341-2-en.vsd
IEC05000341 V2 EN-US
RESIN2
EXCH_IN ACK_F_B
BAY_ACK ANY_ACK
BAY_VAL VALID_TX
BAY_RES RE_RQ_B
V_RE_RQ
EXCH_OUT
IEC09000807_1_en.vsd
IEC09000807 V1 EN-US
15.4.11.3 Signals
PID-3629-INPUTSIGNALS v7
PID-3629-OUTPUTSIGNALS v7
PID-3630-INPUTSIGNALS v7
PID-3630-OUTPUTSIGNALS v7
15.4.11.4 Settings
PID-3629-SETTINGS v7
PID-3630-SETTINGS v7
The reservation input (RESIN) function is based purely on Boolean logic conditions. The logic
diagram in Figure 474 shows how the output signals are created. The inputs of the function
block are connected to a receive function block representing signals transferred over the
station bus from another bay.
EXCH_IN INT
BIN
ACK_F_B
&
FutureUse
³1
ANY_ACK
BAY_ACK ³1
VALID_TX
&
BAY_VAL ³1
RE_RQ_B
³1
BAY_RES &
V _RE_RQ
³1
BIN
EXCH_OUT
INT
en05000089.vsd
IEC05000089 V1 EN-US
mechanism. The output signal EXCH_OUT in the last RESIN functions are connected to the
module bay reserve (QCRSV) that handles the reservation function in the own bay.
RESIN
BAY_ACK ACK_F_B
Bay 1 BAY_VAL ANY_ACK
BAY_RES VALID_TX
RE_RQ_B
V_RE_RQ
EXCH_OUT
RESIN
EXCH_IN ACK_F_B
BAY_ACK ANY_ACK
Bay 2 BAY_VAL VALID_TX
BAY_RES RE_RQ_B
V_RE_RQ
EXCH_OUT
RESIN
EXCH_IN ACK_F_B
BAY_ACK ANY_ACK
Bay n BAY_VAL VALID_TX
BAY_RES RE_RQ_B QCRSV
V_RE_RQ
EXCH_OUT RES_DATA
en05000090.vsd
IEC05000090 V2 EN-US
15.5.1 Identification
SEMOD167845-2 v3
The logic rotating switch for function selection and LHMI presentation (SLGAPC) (or the
selector switch function block) is used to get an enhanced selector switch functionality
compared to the one provided by a hardware selector switch. Hardware selector switches are
used extensively by utilities, in order to have different functions operating on pre-set values.
Hardware switches are however sources for maintenance issues, lower system reliability and
an extended purchase portfolio. The selector switch function eliminates all these problems.
SLGAPC
BLOCK ^P01
PSTO ^P02
UP ^P03
DOWN ^P04
^P05
^P06
^P07
^P08
^P09
^P10
^P11
^P12
^P13
^P14
^P15
^P16
^P17
^P18
^P19
^P20
^P21
^P22
^P23
^P24
^P25
^P26
^P27
^P28
^P29
^P30
^P31
^P32
SWPOSN
IEC14000005-1-en.vsd
IEC14000005 V1 EN-US
15.5.4 Signals
PID-6641-INPUTSIGNALS v3
PID-6641-OUTPUTSIGNALS v3
15.5.5 Settings
PID-6641-SETTINGS v3
Besides the inputs visible in the application configuration in the Application Configuration
Tool, there are other possibilities that will allow an user to set the desired position directly
(without activating the intermediate positions), either locally or remotely, using a “select
before execute” dialog. One can block the function operation, by activating the BLOCK input.
In this case, the present position will be kept and further operation will be blocked. The
operator place (local or remote) is specified through the PSTO input. If any operation is
allowed the signal INTONE from the Fixed signal function block can be connected. SLGAPC
function block has also an integer value output, that generates the actual position number.
The positions and the block names are fully settable by the user. These names will appear in
the menu, so the user can see the position names instead of a number.
• if it is used just for the monitoring, the switches will be listed with their actual position
names, as defined by the user (max. 13 characters).
• if it is used for control, the switches will be listed with their actual positions, but only the
first three letters of the name will be used.
In both cases, the switch full name will be shown, but the user has to redefine it when building
the Graphical Display Editor, under the "Caption". If used for the control, the following
sequence of commands will ensure:
Control
Control Sing le Line Diagram
Measurements Comma nds
Events
Disturb ance r eco rds
Settings
Diagno stics
Test
Chang e to the "Switche s" pag e Reset
of the SLD by left-righ t arrows. Authori zation
Sele ct switch by up-down Lan guage
arro ws
../Control/SLD/Switch
O I ../Control/SLD/Switch
Damage control
P: Disc N: Disc Fe
DAL
The pos will not b e mod ified
(outputs will not b e activa ted) unt il OK Cancel
you press the Enter button for O.K.
../Control/SLD/Switch
SMBRREC control
WFM
Pilo t se tup
OFF
Damage control
DFW
IEC06000421-3-en.vsdx
IEC06000421 V3 EN-US
Figure 477: Example 2 on handling the switch from the local HMI.
From the single line diagram on local HMI.
15.6.1 Identification
SEMOD167850-2 v4
The Selector mini switch (VSGAPC) function block is a multipurpose function used for a variety
of applications, as a general purpose switch.
VSGAPC can be controlled from the menu, from a symbol on the single line diagram (SLD) on
the local HMI or from Binary inputs.
VSGAPC
BLOCK BLOCKED
PSTO POSITION
IPOS1 POS1
IPOS2 POS2
CMDPOS12
CMDPOS21
IEC14000066-1-en.vsd
IEC14000066 V1 EN-US
15.6.4 Signals
PID-6504-INPUTSIGNALS v6
PID-6504-OUTPUTSIGNALS v6
15.6.5 Settings
PID-6504-SETTINGS v6
Selector mini switch (VSGAPC) function can be used for double purpose, in the same way as
switch controller (SCSWI) functions are used:
• for indication on the single line diagram (SLD). Position is received through the IPOS1 and
IPOS2 inputs and distributed in the configuration through the POS1 and POS2 outputs, or
to IEC 61850 through reporting, or GOOSE.
• for commands that are received via the local HMI or IEC 61850 and distributed in the
configuration through outputs CMDPOS12 and CMDPOS21.
The output CMDPOS12 is set when the function receives a CLOSE command from the local
HMI when the SLD is displayed and the object is chosen.
The output CMDPOS21 is set when the function receives an OPEN command from the local
HMI when the SLD is displayed and the object is chosen.
The PSTO input is connected to the Local remote switch to have a selection of operators place,
operation from local HMI (Local) or through IEC 61850 (Remote). An INTONE connection from
Fixed signal function block (FXDSIGN) will allow operation from local HMI.
As it can be seen, both indications and commands are done in double-bit representation,
where a combination of signals on both inputs/outputs generate the desired result.
The following table shows the relationship between IPOS1/IPOS2 inputs and the name of the
string that is shown on the SLD. The value of the strings are set in PST.
15.7.1 Identification
GUID-E16EA78F-6DF9-4B37-A92D-5C09827E2297 v3
Generic communication function for Double Point indication (DPGAPC) function block is used
to send double point position indications to other systems, equipment or functions in the
substation through IEC 61850-8-1 or other communication protocols. It is especially intended
to be used in the interlocking station-wide logics.
IEC13000081 V1 EN-US
PID-4139-INPUTSIGNALS v12
PID-4139-OUTPUTSIGNALS v11
The function does not have any parameters available in the local HMI or PCM600.
When receiving the input signals, DPGAPC sends the signals over IEC 61850-8-1 to the systems,
equipment or functions that requests and thus subscribes on these signals. To be able to get
the signals into other systems, equipment or functions, one must use other tools, described in
the Engineering manual, and define which function block in which systems, equipment or
functions should receive this information.
More specifically, DPGAPC function reports a combined double point position indication
output POSITION, by evaluating the value and the timestamp attributes of the inputs OPEN
and CLOSE, together with the logical input signal VALID.
When the input signal VALID is active, the values of the OPEN and CLOSE inputs determine the
two-bit integer value of the output POSITION. The timestamp of the output POSITION will have
the latest updated timestamp of the inputs OPEN and CLOSE.
When the input signal VALID is inactive, DPGAPC function forces the position to intermediated
state.
When the value of the input signal VALID changes, the timestamp of the output POSITION will
be updated as the time when DPGAPC function detects the change.
Refer to Table 549 for the description of the input-output relationship in terms of the value
and the quality attributes.
15.8.1 Identification
SEMOD176456-2 v3
The Single point generic control 8 signals (SPC8GAPC) function block is a collection of 8 single
point commands that can be used for direct commands for example reset of LEDs or putting
IED in "ChangeLock" state from remote. In this way, simple commands can be sent directly to
the IED outputs, without confirmation. Confirmation (status) of the result of the commands is
supposed to be achieved by other means, such as binary inputs and SPGAPC function blocks.
The commands can be pulsed or steady with a settable pulse time.
SPC8GAPC
BLOCK ^OUT1
PSTO ^OUT2
^OUT3
^OUT4
^OUT5
^OUT6
^OUT7
^OUT8
IEC07000143-3-en.vsd
IEC07000143 V3 EN-US
15.8.4 Signals
PID-3575-INPUTSIGNALS v8
PID-3575-OUTPUTSIGNALS v8
15.8.5 Settings
PID-3575-SETTINGS v8
The PSTO input selects the operator place (LOCAL, REMOTE or ALL). One of the eight outputs
is activated based on the command sent from the operator place selected. The settings
Latchedx and tPulsex (where x is the respective output) will determine if the signal will be
pulsed (and how long the pulse is) or latched (steady). BLOCK will block the operation of the
function – in case a command is sent, no output will be activated.
PSTO is the universal operator place selector for all control functions. Although,
PSTO can be configured to use LOCAL or ALL operator places, only REMOTE
operator place is used in SPC8GAPC function.
15.9.1 Identification
GUID-C3BB63F5-F0E7-4B00-AF0F-917ECF87B016 v4
Automation bits function for DNP3 (AUTOBITS) is used within PCM600 to get into the
configuration of the commands coming through the DNP3 protocol. The AUTOBITS function
plays the same role as functions GOOSEBINRCV (for IEC 61850) and MULTICMDRCV (for LON).
AUTOBITS
BLOCK ^CMDBIT1
PSTO ^CMDBIT2
^CMDBIT3
^CMDBIT4
^CMDBIT5
^CMDBIT6
^CMDBIT7
^CMDBIT8
^CMDBIT9
^CMDBIT10
^CMDBIT11
^CMDBIT12
^CMDBIT13
^CMDBIT14
^CMDBIT15
^CMDBIT16
^CMDBIT17
^CMDBIT18
^CMDBIT19
^CMDBIT20
^CMDBIT21
^CMDBIT22
^CMDBIT23
^CMDBIT24
^CMDBIT25
^CMDBIT26
^CMDBIT27
^CMDBIT28
^CMDBIT29
^CMDBIT30
^CMDBIT31
^CMDBIT32
IEC09000925-1-en.vsd
IEC09000925 V1 EN-US
15.9.4 Signals
PID-3776-INPUTSIGNALS v6
PID-3776-OUTPUTSIGNALS v6
15.9.5 Settings
PID-3776-SETTINGS v6
AutomationBits function (AUTOBITS) has 32 individual outputs which each can be mapped as a
Binary Output point in DNP3. The output is operated by a "Object 12" in DNP3. This object
contains parameters for control-code, count, on-time and off-time. To operate an AUTOBITS
output point, send a control-code of latch-On, latch-Off, pulse-On, pulse-Off, Trip or Close. The
remaining parameters will be regarded were appropriate. ex: pulse-On, on-time=100, off-
time=300, count=5 would give 5 positive 100 ms pulses, 300 ms apart.
There is a BLOCK input signal, which will disable the operation of the function, in the same way
the setting Operation: On/Off does. That means that, upon activation of the BLOCK input, all
32 CMDBITxx outputs will be set to 0. The BLOCK acts like an overriding, the function still
receives data from the DNP3 master. Upon deactivation of BLOCK, all the 32 CMDBITxx
outputs will be set by the DNP3 master again, momentarily. For AUTOBITS , the PSTO input
determines the operator place. The command can be written to the block while in “Remote”. If
PSTO is in “Local” then no change is applied to the outputs.
15.10.1 Identification
GUID-2217CCC2-5581-407F-A4BC-266CD6808984 v1
The IEDs can receive commands either from a substation automation system or from the local
HMI. The command function block has outputs that can be used, for example, to control high
voltage apparatuses or for other user defined functionality.
SINGLECMD
BLOCK ^OUT1
^OUT2
^OUT3
^OUT4
^OUT5
^OUT6
^OUT7
^OUT8
^OUT9
^OUT10
^OUT11
^OUT12
^OUT13
^OUT14
^OUT15
^OUT16
IEC05000698-2-en.vsd
IEC05000698 V3 EN-US
15.10.4 Signals
PID-6189-INPUTSIGNALS v7
PID-6189-OUTPUTSIGNALS v7
15.10.5 Settings
PID-6189-SETTINGS v7
Single command, 16 signals (SINGLECMD) function has 16 binary output signals. The outputs
can be individually controlled from a substation automation system or from the local HMI.
Each output signal can be given a name with a maximum of 13 characters in PCM600.
The output signals can be of the types Off, Steady, or Pulse. This configuration setting is done
via the local HMI or PCM600 and is common for the whole function block. The length of the
output pulses are 100 ms. In steady mode, SINGLECMD function has a memory to remember
the output values at power interruption of the IED. Also a BLOCK input is available used to
block the updating of the outputs.
The output signals, OUT1 to OUT16, are available for configuration to built-in functions or via
the configuration logic circuits to the binary outputs of the IED.
16.1.1 Identification
M14854-1 v4
To achieve instantaneous fault clearance for all line faults, scheme communication logic is
provided. All types of communication schemes for permissive underreaching, permissive
overreaching, blocking, delta based blocking, unblocking and intertrip are available.
The built-in communication module (LDCM) can be used for scheme communication signaling
when included.
ZCPSCH
I3P* TRIP
U3P* CS
BLOCK CHSTOP
BLKTR CRL
BLKCS LCG
CSBLK
CACC
CSOR
CSUR
CR
CRG
CBOPEN
IEC09000004
IEC09000004 V4 EN-US
16.1.4 Signals
PID-3766-INPUTSIGNALS v7
PID-3766-OUTPUTSIGNALS v5
16.1.5 Settings
PID-3766-SETTINGS v7
A permissive scheme is inherently faster and has better security against false tripping than a
blocking scheme. On the other hand, a permissive scheme depends on a received signal for a
fast trip, so its dependability is lower than that of a blocking scheme.
The principle of operation for a blocking scheme is that an overreaching zone is allowed to trip
instantaneously after the settable co-ordination time tCoord has elapsed, when no signal is
received from the remote IED.
The received signal, which shall be connected to CR, is used to block the zone to be accelerated
to clear the fault instantaneously (after time tCoord). The forward overreaching zone to be
accelerated is connected to the input CACC, see figure 484.
In case of external faults, the blocking signal (CR) must be received before the settable timer
tCoord elapses to prevent a false trip, see figure 484.
The function can be totally blocked by activating the input BLOCK. Tripping can be blocked by
activating the input BLKTR. Signal send can be blocked by activating the input BLKCS.
tCoord
CACC
t TRIP
CR AND
en05000512.vsd
IEC05000512 V1 EN-US
In order to avoid delays due to carrier coordination times, the initiation of sending of blocking
signal to remote end is done by a fault inception detection element based on delta quantities
of currents and voltages. The delta based fault detection is very fast and if the channel is fast
there is no need for delaying the operation of the remote distance element. The received
blocking signal arrives well before the distance element has started. If the fault is in forward
direction the sending is immediately stopped by a forward directed distance, directional
current or directional earth fault element.
The fault inception detection element detects instantaneous changes in any phase currents or
zero sequence current in combination with a change in the corresponding phase voltage or
zero sequence voltage. The criterion for the fault inception detection is if the change of any
phase voltage and current exceeds the settings DeltaU and DeltaI respectively, or if the change
of zero sequence voltage and zero sequence current exceeds the settings Delta3U0,Delta3I0
respectively. The schemeType is selected as DeltaBlocking.
If the fault inception function has detected a system fault, a block signal CS will be issued and
sent to remote end in order to block the overreaching zones. Different criteria has to be
fulfilled for sending the CS signal:
1. The breaker has to be in closed condition, that is, the input signal CBOPEN is deactivated.
2. A fault inception should have been detected while the carrier send signal is not blocked,
that is, the input signal BLKCS is not activated.
If it is later detected that it was an internal fault that made the function issue the CS signal,
the function will issue a CHSTOP signal to unblock the remote end.
The received signal, which is connected to the CR input, is not used to accelerate the release of
the overreaching zone to clear the fault instantaneously. The overreaching zone to be
accelerated is connected to the input CACC, see Figure 485.
In case of external faults, the blocking signal (CR) must be received before the settable timer
tCoord elapses, to prevent a false trip, see Figure 485.
The function can be totally blocked by activating the input BLOCK, block of trip by activating
the input BLKTR, block of carrier send by activating the input BLKCS.
tCoord
CACC
t TRIP
CR AND
en05000512.vsd
IEC05000512 V1 EN-US
Figure 485: Basic logic for trip signal in delta blocking scheme
Channels for communication in each direction must be available.
The logic for trip signal in permissive scheme is shown in figure 486.
tCoord
CACC
t TRIP
CR AND
en05000513.vsd
IEC05000513 V1 EN-US
The logic for trip signal in permissive scheme is shown in figure 486.
tCoord
CACC
t TRIP
CR AND
en05000513.vsd
IEC05000513 V1 EN-US
The unblocking function uses a guard signal CRG, which must always be present, even when no
CR signal is received. The absence of the CRG signal for a time longer than the setting
tSecurity time is used as a CR signal, see figure 488. This enables a permissive scheme to
operate when the line fault blocks the signal transmission. The CRG signal is only used in
unblocking schemes.
The received signal created by the unblocking function is reset 150 ms after the security timer
has elapsed. When that occurs an output signal LCG is activated for signalling purpose. The
unblocking function is reset 200 ms after that the guard signal is present again.
CR
tSecurity CRL
t OR
CRG
200 ms 150 ms
t OR t AND
AND
LCG
IEC05000746-2-en.vsd
IEC05000746 V2 EN-US
Figure 488: Guard signal logic with unblocking scheme and with setting Unblock = Restart
CR
CRL
tSecurity OR
CRG t
IEC11000253-2-en.vsd
IEC11000253 V2 EN-US
Figure 489: Guard signal logic with unblocking scheme and with setting Unblock =
NoRestart
The unblocking function can be set in three operation modes (setting Unblock):
In the direct intertrip scheme, the send signal CS is sent from an underreaching zone that is
tripping the line.
The received signal CR is directly transferred to a trip for tripping without local criteria. The
signal is further processed in the tripping logic.
The simplified logic diagram for the complete logic is shown in figure 490.
Unblock =Off
CR
Unblock =
OR CRL
NoRestart AND
CRL
Unblock =
tSecurit
Restart
y
CRG 1 t AND
SchemeType =
Intertrip
CSUR
tSendMi
n AND
OR
BLOCK AND
CSBLK OR
CRL
Schemetype =
Permissive UR AND CS
OR
tCoord
AND 25 ms
OR
t TRIP
CACC t
Schemetype =
Permissive OR
CSOR OR AND
AND
tSendMin
OR
AND
SchemeType =
Blocking
BLKCS
AND
IEC05000515-2-en.vsd
IEC05000515 V2 EN-US
16.2.1 Identification
SEMOD141699-2 v2
Communication between line ends is used to achieve fault clearance for all faults on a power
line. All possible types of communication schemes for example, permissive underreach,
permissive overreach and blocking schemes are available. To manage problems with
simultaneous faults on parallel power lines phase segregated communication is needed. This
will then replace the standard Scheme communication logic for distance or Overcurrent
protection (ZCPSCH) on important lines where three communication channels (in each
subsystem) are available for the distance protection communication.
The main purpose of the Phase segregated scheme communication logic for distance
protection (ZC1PPSCH) function is to supplement the distance protection function such that:
• fast clearance of faults is also achieved at the line end for which the faults are on the part
of the line not covered by its underreaching zone.
• correct phase selection can be maintained to support single-pole tripping for faults
occurring anywhere on the entire length of a double circuit line.
To accomplish this, three separate communication channels, that is, one per phase, each
capable of transmitting a signal in each direction is required.
ZC1PPSCH can be completed with the current reversal and WEI logic for phase segregated
communication, when found necessary in Blocking and Permissive overreaching schemes.
ZC1PPSCH
BLOCK TRIP
BLKTR TRL1
BLKTRL1 TRL2
BLKTRL2 TRL3
BLKTRL3 CSL1
CACCL1 CSL2
CACCL2 CSL3
CACCL3 CSMPH
CSURL1 CRLL1
CSURL2 CRLL2
CSURL3 CRLL3
CSORL1
CSORL2
CSORL3
CSBLKL1
CSBLKL2
CSBLKL3
BLKCSL1
BLKCSL2
BLKCSL3
CRL1
CRL2
CRL3
CRMPH
IEC06000427-2-en.vsd
IEC06000427 V2 EN-US
16.2.4 Signals
PID-3523-INPUTSIGNALS v5
PID-3523-OUTPUTSIGNALS v6
16.2.5 Settings
PID-3523-SETTINGS v5
A permissive scheme is inherently faster and has better security against false tripping than a
blocking scheme. On the other hand, a permissive scheme depends on a received signal for a
fast trip, so its dependability is lower than that of a blocking scheme.
The Phase segregated scheme communication logic for distance protection (ZC1PPSCH)
function is a logical function built-up from logical elements. It is a supplementary function to
the distance protection, requiring for its operation inputs from the distance protection and
the communication equipment.
The type of communication-aided scheme to be used can be selected by way of the settings.
The ability to select which distance protection zone is assigned to which input of ZC1PPSCH
makes this logic able to support practically any scheme communication requirements
regardless of their basic operating principle. The outputs to initiate tripping and sending of
the teleprotection signal are given in accordance with the type of communication-aided
scheme selected and the zone(s) and phase(s) of the distance protection which have operated.
When power line carrier communication channels are used for permissive schemes
communication, unblocking logic which uses the loss of guard signal as a receive criteria is
provided. This logic compensates for the lack of dependability due to the transmission of the
command signal over the faulted line.
The principle of operation for a blocking scheme is that an overreaching zone is allowed to trip
instantaneously after the settable co-ordination time tCoord has elapsed, when no signal is
received from the remote IED. The received signal (sent by a reverse looking element in the
remote IED), which shall be connected to CRLx, is used to not release the zone to be
accelerated to clear the fault instantaneously (after time tCoord). The overreaching zone to be
accelerated is connected to the input CACCLx, see figure 492. In case of external faults, the
blocking signal (CRLx) must be received before the settable timer tCoord elapses, to prevent
an unneccesary trip, see figure 492.
ZC1PPSCH can be totally blocked by activating the input BLOCK, block of trip is achieved by
activating the input BLKTRLx, Block of carrier send is done by activating the input BLKCSLx.
tCoord 25 ms
CACCLx
t t TRLx
CRLx AND
IEC06000310_2_en.vsd
IEC06000310 V2 EN-US
Figure 492: Basic logic for trip carrier in one phase of a blocking scheme
tCoord 25 ms
CACCLx t t TRLx
CRLx AND
IEC07000088_2_en.vsd
IEC07000088 V2 EN-US
Figure 493: Basic logic for trip carrier in one phase of a permissive underreach scheme
The permissive overreach scheme has the same blocking possibilities as mentioned for
blocking scheme above. The blocking inputs are activated from the current reversal logic when
this function is included.
In the direct intertrip scheme, the carrier send signal CS is sent from an underreaching zone
that is tripping the line.
The received signal per phase is directly transferred to the trip function block for tripping
without local criteria. The signal is not further processed in the phase segregated
communication logic. In case of single-pole tripping the phase selection and logic for tripping
the three phases is performed in the trip function block.
The simplified logic diagram for one phase is shown in figure 494.
SchemeType =
Intertrip
CSURLx
tSendMin AND
OR
BLOCK
AND
CSBLKLx OR
CRLx
Scheme Type =
Permissive UR AND CSLx
OR
tCoord
25 ms
AND t TRLx
OR t
CACCLx
Scheme Type =
Permissive OR
CSORLx OR AND
AND
tSendMin
OR
AND
Scheme Type =
Blocking
BLKCSx
AND
CSL1
CSL2 AND
CSL2
OR CSMPH
CSL3 AND
CSL3
CSL1 AND
CSL1
CSL2 GENERAL
OR
CSL3
IEC06000311_2_en.vsd
IEC06000311 V2 EN-US
16.3.1 Identification
M15073-1 v5
The ZCRWPSCH function provides the current reversal and weak end infeed logic functions
that supplement the standard scheme communication logic. It is not suitable for standalone
use as it requires inputs from the distance protection functions and the scheme
communications function included within the terminal.
On detection of a current reversal, the current reversal logic provides an output to block the
sending of the teleprotection signal to the remote end, and to block the permissive tripping at
the local end. This blocking condition is maintained long enough to ensure that no unwanted
operation will occur as a result of the current reversal.
On verification of a weak end infeed condition, the weak end infeed logic provides an output
for sending the received teleprotection signal back to the remote sending end and other
output(s) for local tripping. For terminals equipped for single- and two-pole tripping, outputs
for the faulted phase(s) are provided. Undervoltage detectors are used to detect the faulted
phase(s).
ZCRWPSCH
U3P* IRVL
BLOCK TRWEI
IRVBLK TRWEIL1
IRV TRWEIL2
WEIBLK1 TRWEIL3
WEIBLK2 ECHO
VTSZ
CBOPEN
CRL
IEC06000287-2-en.vsd
IEC06000287 V2 EN-US
16.3.4 Signals
PID-3521-INPUTSIGNALS v8
PID-3521-OUTPUTSIGNALS v8
16.3.5 Settings
PID-3521-SETTINGS v8
The current reversal logic can be enabled by setting the parameter CurrRev = On. The current
reversal logic uses a reverse zone connected to the input IRV to recognize the fault on the
parallel line in any of the phases.When the reverse zone has been activated (even if only for a
short time), it prevents sending of a communication signal and tripping through the scheme
communication logic after a settable time tPickUpRev. The prevention will last for tPickUpRev
+ 10 ms + tDelayRev after the IREV reset. This makes it possible for the receive signal to reset
before the carrier-aided trip signal is activated due to the current reversal by the forward
directed zone. The logic diagram for current reversal is shown in Figure 496.
BLOCK
IRVBLK
tDelayRev
tPickUpRev 10 ms tPickUpRev IRVL
IRV AND t
t t t
CurrRev = On
IEC05000122-4-en.vsd
IEC05000122 V4 EN-US
connecting IRVL to input BLKTR in the ZCPSCH function, the TRIP output from the ZCPSCH
function will be blocked.
The function has an internal 10 ms drop-off timer which will secure that the current reversal
logic will be activated for short input signals even if the pick-up timer is set to zero.
The weak-end infeed logic (WEI) function sends back (echoes) the received signal under the
condition that no fault has been detected on the weak-end by different fault detection
elements (distance protection in forward or reverse direction).
The WEI function returns the received signal, shown in Figure 497, when:
• The setting parameter WEI is set to either Echo or Echo & Trip.
• No active signal is present on the input BLOCK.
• The functional input CRL is active for a time longer than the tPickUpWei setting. This input
is usually connected to the CRL output on the scheme communication logic ZCPSCH.
• The WEI function is not blocked by the active signal connected to the WEIBLK1 functional
input or to the VTSZ functional input. The later is usually configured to the VTSZ
functional output of the fuse-failure function.
• No active signal has been present for at least 200 ms on the WEIBLK2 functional input. An
OR combination of all fault detection functions (not undervoltage) as present within the
IED is usually used for this purpose.
• The weak-end infeed logic also echoes the received permissive signal when local breaker
opens.
BLOCK
VTSZ
WEIBLK1 OR
tPickUpWEI
CRL AND 50 ms 200 ms
t AND
OR t t
ECHO
200 ms AND
WEIBLK2
t
AND
OR
1500 ms
CBOPEN
t
WEI = Echo
IEC05000123-3-en.vsd
IEC05000123 V3 EN-US
Figure 497: Simplified logic diagram for weak-end infeed logic — Echo
When an echo function is used in both IEDs (should generally be avoided), a spurious signal can
be looped round by the echo logics. To avoid a continuous lock-up of the system, the duration
of the echoed signal is limited to 200 ms.
An undervoltage criteria is used as an additional tripping criteria, when the tripping of the
local breaker is selected, setting WEI = Echo&Trip. With this setting the Echo and Trip are
working in parallel as in logic shown in Figure 498.
BLOCK
VTSZ
WEIBLK1 OR
tPickUpWEI
CRL AND 50 ms 200 ms
t AND ECHO
OR t t AND
200 ms
WEIBLK2
t
AND
1500 ms
OR
CBOPEN
t
AND
U3P*
UL1<UPN<
UL2 < UPN<
UL3 < UPN<
UPN< 100 ms
OR
AND t
TRWEI
OR
15 ms
TRWEIL1
U3P*
AND t
UL1L2 <UPP< OR
UL2L3 < UPP<
UL3L1 < UPP<
15 ms
UPP< TRWEIL2
AND t
OR
15 ms
OR TRWEIL3
AND t
Figure 498: Simplified logic diagram for weak-end infeed logic — Echo&Trip
16.4.1 Identification
SEMOD156467-2 v2
Current reversal and weak-end infeed logic for phase segregated communication (ZC1WPSCH)
function is used to prevent unwanted operations due to current reversal when using
permissive overreach protection schemes in application with parallel lines where the overreach
from the two ends overlaps on the parallel line.
The weak-end infeed logic is used in cases where the apparent power behind the protection
can be too low to activate the distance protection function. When activated, received carrier
signal together with local undervoltage criteria and no reverse zone operation gives an
instantaneous trip. The received signal is also echoed back to accelerate the sending end.
ZC1WPSCH
U3P* TRPWEI
BLOCK TRPWEIL1
BLKZ TRPWEIL2
CBOPEN TRPWEIL3
CRL1 IRVOP
CRL2 IRVOPL1
CRL3 IRVOPL2
IRVL1 IRVOPL3
IRVL2 ECHO
IRVL3 ECHOL1
IRVBLKL1 ECHOL2
IRVBLKL2 ECHOL3
IRVBLKL3
WEIBLK
WEIBLKL1
WEIBLKL2
WEIBLKL3
WEIBLKOP
WEIBLKO1
WEIBLKO2
WEIBLKO3
IEC06000477-2-en.vsd
IEC06000477 V2 EN-US
16.4.4 Signals
PID-3524-INPUTSIGNALS v9
PID-3524-OUTPUTSIGNALS v9
16.4.5 Settings
PID-3524-SETTINGS v8
The current reversal logic can be enabled by setting the parameter OperCurrRev = On. The
current reversal logic uses a reverse zone connected to the input IRVLx to recognize the fault
on the parallel line in any of the phases. When the reverse zone has been activated (even if only
for a short time), it prevents sending of a communication signal and tripping through the
scheme communication logic after a settable time tPickUpRev. The prevention will last for
tPickUpRev + 10 ms + tDelayRev after the IRVLx reset. This makes it possible for the receive
signal to reset before the trip signal is activated due to the current reversal by the forward
directed zone. The logic diagram for current reversal is shown in Figure 500.
BLOCK
IRVBLKLx
tDelayRev
tPickUpRev 10 ms tPickUpRev IRVOPLx
IRVLx & t
t t t
operCurrRev=On
IEC06000474-3-en.vsd
IEC06000474 V3 EN-US
The Current reversal and weak-end infeed logic for phase segregated communication
(ZC1WPSCH) function has an internal 10 ms drop-off timer which secure that the current
reversal logic will be activated for short input signals even if the pickup timer is set to zero.
The WEI function sends back (echoes) the received carrier signal under the condition that no
fault has been detected at the weak end by different fault detection elements (distance
protection in forward and reverse direction).
BLOCK
BLKZ
WEIBLKLx 1 ECHOLx-contd
&
tPickUpWEI
CRLx & 50 ms 200 ms
t &
1 t t
ECHOLx
200 ms &
WEIBLKOx
t
&
1
1500 ms
CBOPEN
t
OperationWEI=Echo
IEC07000085-3-en.vsd
IEC07000085 V3 EN-US
When an echo function is used in both the IEDs on the protected line (should generally be
avoided), a spurious signal can be looped round by the echo logics. To avoid a continuous lock-
up of the system, the duration of the echoed signal is limited to 200 ms.
An undervoltage criteria is used as an additional tripping criteria when the tripping of the local
breaker is selected. Setting OperationWEI = Echo &Trip together with the WEI function and
ECHOLx, trip signal TRPWEIx has been issued by the echo and trip logic which is described in
Figure 502.
ECHOLx- contd
CBOPEN
U3P*
100 ms
=1
& t
Undervoltage TRPWEI
detection =1
UPE<
15 ms
UPP< TRPWEI1
& t
15 ms
TRPWEI2
& t
15 ms
TRPWEI3
& t
IEC13000278-1-en.vsd
IEC13000278 V1 EN-US
Figure 502: Simplified logic diagram for weak-end infeed logic – Echo & Trip
Start signals can be connected to WEIBLKLx and WEIBLKOx via OR gate to achieve the blocking
of echo signal in case if the faults are detected by local protection functions and thereby,
avoiding the operation from the remote end. By this, 3-pole operation can be accomplished in
addition to 1-pole and 2-pole operations by ZC1WPSCH function. Also, if a 3-pole operation
needs to be achieved by a separate protection function, current reversal and weak-end infeed
logic for distance protection 3-phase ZCRWPSCH function can be used. Figure 503 and Figure
504 shows the connection of start signals from ZMFCPDIS function to WEIBLKLx and
WEIBLKOx in ACT configuration to block echo signal.
IEC18000012 V1 EN-US
IEC18000012-1-en.vsdx
Technical manual
Line distance protection REL670
1MRK 506 370-UEN J
Technical manual
1MRK 506 370-UEN J
IEC18000013 V1 EN-US
853
Scheme communication
Section 16
Section 16 1MRK 506 370-UEN J
Scheme communication
16.5.1 Identification
M14860-1 v4
To achieve fast clearing of faults on the whole line, when no communication channel is
available, local acceleration logic (ZCLCPSCH) can be used. This logic enables fast fault
clearing and re-closing during certain conditions, but naturally, it can not fully replace a
communication channel.
The logic can be controlled either by the autorecloser (zone extension) or by the loss-of-load
current (loss-of-load acceleration).
ZCLCPSCH
I3P* TRZE
BLOCK TRLL
ARREADY
NDST
EXACC
BC
LLACC
IEC13000307-1-en.vsd
IEC13000307 V1 EN-US
16.5.4 Signals
PID-3511-INPUTSIGNALS v6
PID-3511-OUTPUTSIGNALS v6
16.5.5 Settings
PID-3511-SETTINGS v7
When the auto-recloser controls the function, a signal auto-recloser ready (ZCLCARREADY)
allows an overreaching zone (ZCLC-EXACC) to trip instantaneously, see figure 506.
IEC05000157 V1 EN-US
In case of a fault on the adjacent line within the overreaching zone range, an unwanted
autoreclosing cycle will occur due to the zone extension functionality.
On the other hand, if the fault is a persistent line fault on the line section and not covered by
instantaneous zone (normally zone 1), then a trip after reclosing will be with the step-time
distance function (which is time delayed) and only the first trip (before reclosing) will be
"instantaneous" .
The function will be blocked if the input BLOCK is activated (common with loss-of-load
acceleration).
The local acceleration logic uses the loss-of-load condition to accelerate the trip for faults that
were not detected in an instantaneous zone (normally zone 1). If there is a fault in the range of
over reaching zone but still in the same line section, then the distance protection in the remote
operates in the instantaneous zone and the remote breaker opens in all three phases. Due to
this, the load current in the healthy phases will be discontinued, however, the current
continues to flow in the fault phases. Hence, this scenario is used to detect that the fault is
inside the line section and then LLACC is released for TRLL.
When the "acceleration" is controlled by a loss-of-load, the overreaching zone used for
"acceleration" connected to input LLACC is not allowed to trip "instantaneously" during normal
non-fault system conditions. When all three-phase currents have been above the set value
MinCurr for more than setting tLowCurr, an overreaching zone will be allowed to trip
"instantaneously" during a fault condition when one or two of the phase currents will become
low due to a three-phase trip at the opposite IED, see figure 507. The current measurement is
performed internally and the internal STILL signal becomes logical one under the described
conditions. The load current in a healthy phase is in this way used to indicate the tripping at
the opposite IED. Note that this function will not operate in case of three-phase faults,
because none of the phase currents will be low when the opposite IED is tripped.
BLOCK
BC OR
I_PHL1
a overPhase1
a>b
LoadCurr b
tLoadOn tLoadOff
a
a > b overPhase2 AND t t
b
a
a>b
b overPhase3
tLoadOn
AND TRLL
AND t
OR
a
a < b underPhase1
MinCurr b
tLowCurr
I_PHL2
a AND t
a < b underPhase2 OR
b
I_PHL3
a
a<b
b underPhase3
LLACC
IEC05000158-2-en.vsdx
IEC05000158 V2 EN-US
16.6.1 Identification
M14882-1 v2
To achieve fast fault clearance of earth faults on the part of the line not covered by the
instantaneous step of the residual overcurrent protection, the directional residual overcurrent
protection can be supported with a logic that uses communication channels.
In the directional scheme, information of the fault current direction must be transmitted to
the other line end. With directional comparison, a short operate time of the protection
including a channel transmission time, can be achieved. This short operate time enables rapid
autoreclosing function after the fault clearance.
The communication logic module for directional residual current protection enables blocking
as well as permissive under/overreaching, and unblocking schemes. The logic can also be
supported by additional logic for weak-end infeed and current reversal, included in Current
reversal and weak-end infeed logic for residual overcurrent protection (ECRWPSCH) function.
ECPSCH
BLOCK TRIP
BLKTR CS
BLKCS CRL
CSBLK LCG
CACC
CSOR
CSUR
CR
CRG
IEC06000288-2-en.vsd
IEC06000288 V2 EN-US
16.6.4 Signals
PID-3581-INPUTSIGNALS v7
PID-3581-OUTPUTSIGNALS v6
16.6.5 Settings
PID-3581-SETTINGS v6
• Input signal CACC is used for tripping of the communication scheme, normally the start
signal of a forward overreaching step of STFW.
• Input signal CSBLK is used for sending block signal in the blocking communication
scheme, normally the start signal of a reverse overreaching step of STRV.
• Input signal CSUR is used for sending permissive signal in the underreaching permissive
communication scheme, normally the start signal of a forward underreaching step of
STINn, where n corresponds to the underreaching step.
• Input signal CSOR is used for sending permissive signal in the overreaching permissive
communication scheme, normally the start signal of a forward overreaching step of STINn,
where n corresponds to the overreaching step.
In addition to this a signal from the autoreclosing function should be configured to the BLKCS
input for blocking of the function at a single phase reclosing cycle.
In the blocking scheme a signal is sent to the other line end if the directional element detects
an earth fault in the reverse direction. When the forward directional element operates, it trips
after a short time delay if no blocking signal is received from the opposite line end. The time
delay, normally 30 – 40 ms, depends on the communication transmission time and a chosen
safety margin.
One advantage of the blocking scheme is that only one channel (carrier frequency) is needed if
the ratio of source impedances at both end is approximately equal for zero and positive
sequence source impedances, the channel can be shared with the impedance measuring
system, if that system also works in the blocking mode. The communication signal is
transmitted on a healthy line and no signal attenuation will occur due to the fault.
Blocking schemes are particular favorable for three-terminal applications if there is no zero-
sequence outfeed from the tapping. The blocking scheme is immune to current reversals
because the received signal is maintained long enough to avoid unwanted operation due to
current reversal. There is never any need for weak-end infeed logic, because the strong end
trips for an internal fault when no blocking signal is received from the weak end. The fault
clearing time is however generally longer for a blocking scheme than for a permissive scheme.
If the fault is on the line, the forward direction measuring element operates. If no blocking
signal comes from the other line end via the CR binary input (received signal) the TRIP output
is activated after the tCoord set time delay.
IEC05000448 V1 EN-US
In the permissive scheme the forward directed earth-fault measuring element sends a
permissive signal to the other end, if an earth fault is detected in the forward direction. The
directional element at the other line end must wait for a permissive signal before activating a
trip signal. Independent channels must be available for the communication in each direction.
An impedance measuring IED, which works in the same type of permissive mode, with one
channel in each direction, can share the channels with the communication scheme for residual
overcurrent protection. If the impedance measuring IED works in the permissive overreaching
mode, common channels can be used in single line applications. In case of double lines
connected to a common bus at both ends, use common channels only if the ratio Z1S/Z0S
(positive through zero-sequence source impedance) is about equal at both ends. If the ratio is
different, the impedance measuring and the directional earth-fault current system of the
healthy line may detect a fault in different directions, which could result in unwanted tripping.
Common channels cannot be used when the weak-end infeed function is used in the distance
or earth-fault protection.
In case of an internal earth-fault, the forward directed measuring element operates and sends
a permissive signal to the remote end via the CS output (sent signal). Local tripping is
permitted when the forward direction measuring element operates and a permissive signal is
received via the CR binary input (received signal).
BLOCK
CRL
CR AND
25 ms
t TRIP
0 - 60 s
AND
BLKCS OR CS
AND
Overreach
CSOR AND 25 ms
CSUR OR t
IEC05000280.vsd
IEC05000280 V4 EN-US
In unblocking scheme, the lower dependability in permissive scheme is overcome by using the
loss of guard signal from the communication equipment to locally create a receive signal. It is
common or suitable to use the function when older, less reliable, power line carrier (PLC)
communication is used.
The unblocking function uses a guard signal CRG, which must always be present, even when no
CR signal is received. The absence of the CRG signal for a time longer than the setting
tSecurity time is used as a CR signal, see figure 510. This also enables a permissive scheme to
operate when the line fault blocks the signal transmission.
The received signal created by the unblocking function is reset 150 ms after the security timer
has elapsed. When that occurs an output signal LCG is activated for signaling purpose. The
unblocking function is reset 200 ms after that the guard signal is present again.
CR
tSecurity CRL
t OR
CRG
200 ms 150 ms
t OR t AND
AND
LCG
IEC05000746-2-en.vsd
IEC05000746 V2 EN-US
16.7.1 Identification
M14883-1 v2
16.7.2 Functionality
M13928-3 v8
The Current reversal and weak-end infeed logic for residual overcurrent protection
(ECRWPSCH) is a supplement to Scheme communication logic for residual overcurrent
protection ECPSCH.
To achieve fast fault clearing for all earth faults on the line, the directional earth fault
protection function can be supported with logic that uses tele-protection channels.
This is why the IEDs have available additions to the scheme communication logic.
M13928-6 v2
If parallel lines are connected to common busbars at both terminals, overreaching permissive
communication schemes can trip unselectively due to fault current reversal. This unwanted
tripping affects the healthy line when a fault is cleared on the other line. This lack of security
can result in a total loss of interconnection between the two buses. To avoid this type of
disturbance, a fault current reversal logic (transient blocking logic) can be used.
M13928-8 v5
Permissive communication schemes for residual overcurrent protection can basically operate
only when the protection in the remote IED can detect the fault. The detection requires a
sufficient minimum residual fault current, out from this IED. The fault current can be too low
due to an opened breaker or high-positive and/or zero-sequence source impedance behind
this IED. To overcome these conditions, weak-end infeed (WEI) echo logic is used. The weak-
end infeed echo is limited to 200 ms to avoid channel lockup.
ECRWPSCH
U3P* IRVL
BLOCK TRWEI
IRVBLK ECHO
IRV
WEIBLK1
WEIBLK2
VTSZ
CBOPEN
CRL
IEC06000289-3-en.vsd
IEC06000289 V3 EN-US
16.7.4 Signals
PID-3522-INPUTSIGNALS v9
PID-3522-OUTPUTSIGNALS v8
16.7.5 Settings
PID-3522-SETTINGS v9
The directional comparison function contains logic for blocking overreaching and permissive
overreaching schemes.
The circuits for the permissive overreaching scheme contain logic for current reversal and
weak-end infeed functions. These functions are not required for the blocking overreaching
scheme.
Use the independent or inverse time functions in the directional earth fault protection module
to get backup tripping in case the communication equipment malfunctions and prevents
operation of the directional comparison logic.
Connect the necessary signal from the autorecloser for blocking of the directional comparison
scheme, during a single-phase autoreclosing cycle, to the BLOCK input of the directional
comparison module.
The fault current reversal logic uses a reverse directed element, connected to the input signal
IRV, which recognizes that the fault is in reverse direction. When the reverse direction element
is activated the output signal IRVL is activated which is shown in Figure 512. The logic is now
ready to handle a current reversal without tripping. The output signal IRVL will be connected to
the block input on the permissive overreaching scheme.
When the fault current is reversed on the healthy line, IRV is deactivated and IRVBLK is
activated. The tDelayRev timer delays the reset of the output signal. The signal blocks
operation of the overreach permissive scheme for residual current and thus prevents
unwanted operation caused by fault current reversal.
BLOCK
IRVBLK
tDelayRev
tPickUpRev 10 ms tPickUpRev AND t
IRVL
IRV
t t t
CurrRev = On
IEC09000031-4-en.vsd
IEC09000031 V4 EN-US
The weak-end infeed function can be set to send only an echo signal (WEI=Echo) or an echo
signal and a trip signal (WEI=Echo & Trip). The corresponding logic diagrams are depicted in
Figure 513 and Figure 514.
The weak-end infeed logic uses normally a reverse and a forward direction element, connected
to WEIBLK2 via an OR-gate. If neither the forward nor the reverse directional measuring
element is activated during the last 200 ms, the weak-end infeed logic echoes back the
received permissive signal as shown in Figure 513 and Figure 514. The weak-end infeed logic
also echoes the received permissive signal when CBOPEN is high (local breaker opens) prior to
faults appeared at the end of line.
If the forward or the reverse directional measuring element is activated during the last 200 ms,
the fault current is sufficient for the IED to detect the fault with the earth fault function that is
in operation.
CR
BLOCK AND
VTSZ
OR
tPickUpWEI
WEIBLK1
t AND 50 ms 200 ms
AND
OR t t ECHO
200 ms AND
CRL t
WEIBLK2
AND
1500 ms
CBOPEN OR
t
WEI = Echo
IEC09000032-6-en.vsd
IEC09000032 V6 EN-US
Figure 513: Simplified logic diagram for weak-end infeed logic - Echo
With the WEI= Echo & Trip setting, the logic sends an echo according to the diagram above.
Further, it activates the TRWEI signal to trip the breaker if the echo conditions are fulfilled and
the neutral point voltage is above the set operate value for 3U0>.
The voltage signal that is used to calculate the zero sequence voltage is set in the earth fault
function which is in operation.
BLOCK
VTSZ
OR
tPickUpWEI
WEIBLK1 t AND 50 ms 200 ms
AND
OR t t ECHO
200 ms AND
t
CRL
AND
WEIBLK2 1500 ms
OR
t
CBOPEN
AND
ST3U0
15 ms TRWEI
a>b AND
3U0> t
WEI = Echo&Trip
IEC09000020-6-en.vsd
IEC09000020 V6 EN-US
Figure 514: Simplified logic diagram for weak-end infeed logic - Echo & Trip
The weak-end infeed echo sent to the strong line end has a maximum duration of 200 ms.
When this time period has elapsed, the conditions that enable the echo signal to be sent are
set to zero for a time period of 50 ms. This avoids ringing action if the weak-end echo is
selected for both line ends.
Direct transfer trip (DTT) logic is used together with Line distance protection function or other
type of line protection. One typical example for use of transfer trip is given below. When Line
distance protection function is extended to cover power lines feeding the transformer directly
and there is a fault in transformer differential area, the transformer differential protection
operates faster than line protection. A trip command is sent to the remote end of the line. On
remote end, before sending a trip command to the circuit breaker, the certainty of a fault
condition is ensured by checking local criterion in DTT logic.
CR CS TRIP
TRIP
DTT IDIFF>
Xsource VT1
~ CT1
Line
CT2 CT3
Source Power Load
Transformer
en03000120.vsd
IEC03000120 V1 EN-US
CR1
CR2
Impedance protection
Low impedance protection
CarrierReceiveLogic
LCCRPTRC
Three phase undercurrent
U3P
CR1
CB Trip output
CR2
Zero sequence overcurrent
protection
LocalCheck
Analog input
IEC09000773-1-en.vsd
IEC09000773 V1 EN-US
16.8.2 Low active power and power factor protection LAPPGAPC GUID-585236C8-583C-4415-9820-A1DD038EA995 v1
16.8.2.1 Identification
GUID-6F3FADD8-8974-4874-8A43-642C1D540D3E v1
Low active power and power factor protection (LAPPGAPC) function measures power flow. It
can be used for protection and monitoring of:
LAPPGAPC
I3P* TRLAP
U3P* TRLPF
BLOCK TRLPFL1
BLKTR TRLPFL2
TRLPFL3
STLAP
STLPF
STLAPL1
STLAPL2
STLAPL3
STLPFL1
STLPFL2
STLPFL3
IEC09000763-1-en.vsd
IEC09000763 V1 EN-US
16.8.2.4 Signals
PID-3520-INPUTSIGNALS v6
PID-3520-OUTPUTSIGNALS v6
16.8.2.5 Settings
PID-3520-SETTINGS v6
Low active power and low power factor protection (LAPPGAPC) calculates power and power
factor from voltage and current values. Trip signal must be set independently for low active
power and low power factor condition after definite time delay.
LAPPGAPC calculates single phase complex power of L1, L2 and L3 loop by following equations.
From this complex apparent power, the real and imaginary parts can be respective active and
reactive power values of respective phases. All the apparent power values given out of the
function are absolute values. The active power is the real part of the calculated apparent
power.
S L1 = U L1 × I L1
EQUATION2243 V1 EN-US (Equation 176)
S L2 = U L2 × IL2
EQUATION2244 V1 EN-US (Equation 177)
S L3 = U L3 × I L3
EQUATION2245 V1 EN-US (Equation 178)
Power factor is a ratio of active power to apparent power. The function calculates power
factor from the calculated values of active power and apparent power of L1, L2 and L3 loop by
following equation:
PL1
pf L1 =
S L1
EQUATION2246 V1 EN-US (Equation 179)
PL 2
pf L 2 =
SL2
EQUATION2247 V1 EN-US (Equation 180)
PL 3
pf L 3 =
SL3
EQUATION2248 V1 EN-US (Equation 181)
The low active power functionality has a trip mode setting. According to this setting, trip is
activated if the low active power is detected in one out of three phases or two out of three
phases respectively. These two modes are user settable through setting OpMode.
The function will do zero clamping to disable the calculation if the current and voltage values
of a particular phase are less than 30% of UBase for voltage and 3% of IBase for current value.
Calculation
The active power setting value used for detection of under power must be given as a three-
phase value. The design starts to calculate internally the per phase value from this setting and
detect phase wise under power condition individually. The power factor start value is common
for all the three phases.
Phase wise analog values apparent power, active power, reactive power and power factor are
available as service values.
STLAPLx
P < LAP<
I3P TRLAP
t
Calculation P and
pf
U3P
STLPFLx
pf < pf<
TRLPFLx
t
IEC10000011-1-en.vsd
IEC10000011 V1 EN-US
Figure 518: Logic diagram of Low active power and low power factor protection
(LAPPGAPC)
Critical impulse time, low active power 10 ms typically at 1.2 x Pset to 0.8 -
x Pset
16.8.3.1 Identification
GUID-F5F76C4D-DD25-4695-9FF1-6B45C696CC5E v1
Compensated over and undervoltage protection (COUVGAPC) function calculates the remote
end voltage of the transmission line utilizing local measured voltage, current and with the help
of transmission line parameters, that is, line resistance, reactance, capacitance and local shunt
reactor. For protection of long transmission line for in zone faults, COUVGAPCcan be
incorporated with local criteria within direct transfer trip logic to ensure tripping of the line
only under abnormal conditions.
COUVGAPC
I3P* TRUV
U3P* TROV
BLOCK TRUVL1
BLKTR TRUVL2
SWIPOS TRUVL3
TROVL1
TROVL2
TROVL3
STUV
STOV
STUVL1
STUVL2
STUVL3
STOVL1
STOVL2
STOVL3
IEC09000764-1-en.vsd
IEC09000764 V1 EN-US
16.8.3.4 Signals
PID-3480-INPUTSIGNALS v8
PID-3480-OUTPUTSIGNALS v8
16.8.3.5 Settings
PID-3480-SETTINGS v8
The main measured inputs to COUVGAPC are three-phase voltage and current signals.
COUVGAPCuses line resistance, reactance and line charging capacitance to calculate the
remote end voltage. It also takes the input for local shunt reactor, connected at the line side of
the line breaker, reactance value. The calculated voltage is referred to as compensated voltage.
STOV
TROV
Over voltage
U3P STOVLx
comparator
I3P TRIPOVLx
t
Compensated
SWIPOS voltage calculation STUVLx
EnShuntReactor &
TRIPUVLx
Under voltage t
TRUV
comparator
STUV
IEC09000782-1-en.vsd
IEC09000782 V1 EN-US
Where:
Uremote calculated voltage at the opposite side of line
Above calculated compensated voltage is compared to preset over and under voltage levels
set as percentage of base voltage UBase. If the calculated voltage exceeds setting in any
phase, COUVGAPC generates start and trip signals for that phase and common start and trip
signals. Independent enabling for overvoltage and undervoltage are available with definite
time delay. If shunt reactor is not present in the system, COUVGAPC does not include any
effect of shunt reactor while calculating the compensated voltage. This shunt reactor
calculation is enabled when both input SWIPOS is 1 and setting parameter EnShuntReactor is
On. Run time change in EnShuntReactor setting parameter restarts the IED and SWIPOS input
signal is used to enable/disable the shunt reactor calculations.
Calculations
• All resistance and reactance considered in compensated voltage calculation are primary
side values.
• Calculation of shunt reactor reactance in ohms from given MVAr rating:
2
UN
X sr =
QN
EQUATION2249 V1 EN-US (Equation 182)
Where:
UN line to line voltage
2
X cp =
wCtotal
EQUATION2250 V1 EN-US (Equation 183)
X cp = 2 X cTotal
EQUATION2251 V1 EN-US (Equation 184)
16.8.4.1 Identification
GUID-3B6E6472-8153-4D8F-874B-DF68891296C8 v1
Sudden change in current variation (SCCVPTOC) function is a fast way of finding any
abnormality in line currents. When there is a fault in the system, the current changes faster
than the voltage. SCCVPTOC finds abnormal condition based on phase-to-phase current
variation. The main application is as a local criterion to increase security when transfer trips
are used.
SCCVPTOC
I3P* TRIP
BLOCK START
BLKTR
IEC09000765-1-en.vsd
IEC09000765 V1 EN-US
16.8.4.4 Signals
PID-3585-INPUTSIGNALS v5
PID-3585-OUTPUTSIGNALS v6
16.8.4.5 Settings
PID-3585-SETTINGS v6
Sudden change in current variation (SCCVPTOC) function calculates the variation in phase-to-
phase current and gives the START output when this variation crosses the sum of start level
and float threshold for a time of tDelay. The variation is calculated for all the three phase-to-
phase currents.
Di = i ( t ) - 2 × i ( t - T ) + i ( t - 2T )
EQUATION2252 V1 EN-US
Where:
i(t) Amplitude of the current at the present instant
i(t-T) Amplitude of the current at the instant exactly one cycle time before
i(t-2T) Amplitude of the current at the instant exactly two cycle time before
Criteria:
1 2T -1
DIT = å Di ( t - n )
T n =T
EQUATION2254 V1 EN-US (Equation 186)
If the above criteria becomes true for a time of tDelay, then respective START output is
activated provided the BLOCK input is false, and the respective TRIP outputs is activated for
the time of tHold provided the BLKTR and BLOCK input is false.
16.8.5.1 Identification
GUID-D420E532-37DC-442F-B847-8F73EE8527A7 v1
In Direct transfer trip (DTT) scheme, the received CR signal gives the trip to the circuit breaker
after checking certain local criteria functions in order to increase the security of the overall
tripping functionality. Carrier receive logic (LCCRPTRC) function gives final trip output of the
DTT scheme.
Features:
LCCRPTRC
BLOCK TRIP
LOCTR TRL1
LOCTRL1 TRL2
LOCTRL2 TRL3
LOCTRL3
CHERR1
CHERR2
CR1
CR2
IEC09000766-1-en.vsd
IEC09000766 V1 EN-US
16.8.5.4 Signals
PID-3481-INPUTSIGNALS v6
PID-3481-OUTPUTSIGNALS v6
16.8.5.5 Settings
PID-3481-SETTINGS v5
The functionality of the Carrier receive logic (LCCRPTRC) is to release the TRIP signal for DTT
scheme based on the LOCTRL1, LOCTRL2, LOCTRL3, and LOCTR signals coming from local
criterion, and the Carrier receive signals CR1 and CR2. There are two modes of operation 1 out
of 2 and 2 out of 2. In the case of the 1 out of 2 mode if any one of the carrier signal is received
then the trip signals will be released, and in 2 out of 2 mode both the CRs should be high to
release trip signal. If any one of the channel error signals is high in 2 out of 2 mode, then logic
automatically switches to 1 out of 2 mode after a time delay of 200 ms. After switching to 1/2
mode under channel error condition and if channel error gets cleared the mode will switch
back only after a time delay of 200 ms.
If the input channel error signal is high then the respective carrier receive signal will be
blocked.
The complete function can be blocked by setting the BLOCK input high.
16.8.6.1 Identification
GUID-C0F8D64B-FBCD-4115-9A5A-23B252CB7E45 v1
Negative sequence components are present in all types of fault condition. Negative sequence
voltage and current get high values during unsymmetrical faults.
LCNSPTOV
U3P* TRIP
BLOCK START
BLKTR
IEC09000767-1-en.vsd
IEC09000767 V1 EN-US
16.8.6.4 Signals
PID-3618-INPUTSIGNALS v6
PID-3618-OUTPUTSIGNALS v6
16.8.6.5 Settings
PID-3618-SETTINGS v6
Negative sequence over voltage protection (LCNSPTOV) is a definite time stage comparator
function. The negative sequence input voltage from the SMAI block is connected as input to
the function through a group connection U3P in PCM600. This voltage is compared against the
preset value and a start signal will be set high if the input negative sequence voltage is greater
than the preset value U2>. Trip signal will be set high after a time delay setting of tU2. There is
a BLOCK input which will block the complete function. BLKTR will block the trip output. The
negative sequence voltage is also available as service value output U2.
16.8.7.1 Identification
GUID-0D2A007F-167A-4534-A41B-22C107FEAC46 v1
Zero sequence components are present in all abnormal conditions involving earth. They can
reach considerably high values during earth faults.
LCZSPTOV
U3P* TRIP
BLOCK START
BLKTR
IEC09000768-1-en.vsd
IEC09000768 V1 EN-US
16.8.7.4 Signals
PID-3631-INPUTSIGNALS v6
PID-3631-OUTPUTSIGNALS v6
16.8.7.5 Settings
PID-3631-SETTINGS v6
Zero sequence over voltage protection (LCZSPTOV) is a definite time stage comparator
function. The zero sequence input voltage from the SMAI block is connected as input to the
function through a group connection U3P in PCM600. This voltage is compared against the
preset value and a start signal will be set high if the input zero sequence voltage is greater
than the preset value 3U0>. Trip signal will be set high after a time delay setting of t3U0.
BLOCK input will block the complete function. BLKTR will block the trip output. The zero
sequence voltage will be available as service value output as 3U0.
16.8.8.1 Identification
GUID-EDC20AC7-540D-43DE-8ABF-7A463E115950 v1
Negative sequence components are present in all types of fault condition. They can reach
considerably high values during abnormal operation.
LCNSPTOC
I3P* TRIP
BLOCK START
BLKTR
IEC09000769-1-en.vsd
IEC09000769 V1 EN-US
16.8.8.4 Signals
PID-3617-INPUTSIGNALS v5
PID-3617-OUTPUTSIGNALS v6
16.8.8.5 Settings
PID-3617-SETTINGS v6
input will block the complete function. BLKTR will block the trip output. The negative sequence
current is available as service value output I2.
16.8.9.1 Identification
GUID-581BA9F0-7886-4E46-84B6-37E8B6962934 v1
Zero sequence components are present in all abnormal conditions involving earth. They have a
considerably high value during earth faults.
LCZSPTOC
I3P* TRIP
BLOCK START
BLKTR
IEC09000770-1-en.vsd
IEC09000770 V1 EN-US
16.8.9.4 Signals
PID-3632-INPUTSIGNALS v5
PID-3632-OUTPUTSIGNALS v6
16.8.9.5 Settings
PID-3632-SETTINGS v6
16.8.10.1 Identification
GUID-5FBC4309-C8FB-4CDF-A4D6-84E3A89C81B7 v1
Features:
LCP3PTOC
I3P* TRIP
BLOCK TRL1
BLKTR TRL2
TRL3
START
STL1
STL2
STL3
IEC09000771-1-en.vsd
IEC09000771 V1 EN-US
16.8.10.4 Signals
PID-3672-INPUTSIGNALS v5
PID-3672-OUTPUTSIGNALS v6
16.8.10.5 Settings
PID-3672-SETTINGS v6
Three phase overcurrent (LCP3PTOC) is used for detecting over current conditions. LCP3PTOC
starts when the current exceeds the set limit IOC>. It operates with definite time (DT)
characteristics, that is, the function operates after a predefined time tOC and resets when the
fault current disappears. The function contains a blocking functionality. It is possible to block
the function output, timer or the function itself, if desired.
16.8.11.1 Identification
GUID-51A4DEE2-C549-483B-9BDD-8F79AD4CFE23 v1
Three phase undercurrent function (LCP3PTUC) is designed for detecting loss of load
conditions.
Features:
LCP3PTUC
I3P* TRIP
BLOCK TRL1
BLKTR TRL2
TRL3
START
STL1
STL2
STL3
IEC09000772-1-en.vsd
IEC09000772 V1 EN-US
16.8.11.4 Signals
PID-3673-INPUTSIGNALS v5
PID-3673-OUTPUTSIGNALS v6
16.8.11.5 Settings
PID-3673-SETTINGS v6
Three phase undercurrent (LCP3PTUC) is used for detecting sudden load loss which is
considered as fault condition. LCP3PTUC starts when the current is less than the set limit
IUC<. It operates with definite time (DT) characteristics, that is, the function operates after a
predefined time tUC and resets when the load current restores. The function contains a
blocking functionality. It is possible to block the function output, timer or the function itself, if
desired.
Section 17 Logic
17.1 Tripping logic SMPPTRC IP14576-1 v4
17.1.1 Identification
SEMOD56226-2 v7
1 -> 0
IEC15000314 V1 EN-US
A function block for protection tripping and general start indication is always provided as a
basic function for each circuit breaker. It provides a settable pulse prolongation time to ensure
a trip pulse of sufficient length, as well as all functionality necessary for correct co-operation
with autoreclosing functions.
The trip function block includes a settable latch function for the trip signal and circuit breaker
lockout.
The trip function can collect start and directional signals from different application functions.
The aggregated start and directional signals are mapped to the IEC 61850 logical node data
model.
SMPPTRC
BLOCK TRIP
BLKLKOUT TRL1
TRIN TRL2
TRINL1 TRL3
TRINL2 TR1P
TRINL3 TR2P
PSL1 TR3P
PSL2 CLLKOU T
PSL3 START
1PTRZ STL1
1PTREF STL2
P3PTR STL3
SETLKOUT STN
RSTLKOUT FW
STDI R REV
IEC05000707-4-en.vsdx
IEC05000707 V4 EN-US
17.1.4 Signals
GUID-2918ECA6-4D98-493F-A33C-2D33DE64AE3B v1
GUID-D6B3DFE3-F7DF-4602-B57E-764DC9EB0D4A v1
17.1.5 Settings
GUID-6D6424B9-B676-4D9B-949A-33C74BDC5711 v1
The duration of the trip output signal is settable (tTripMin). The pulse length should be long
enough to secure the opening of the circuit breaker.
There is a single input (TRIN) through which all trip output signals from the protection
functions within the IED or from external protection functions via one or more of the IEDs'
binary inputs are routed. It has a single three-phase trip output (TRIP) to connect to one or
more of the IEDs' binary outputs, as well as to other functions within the IED requiring this
signal.
SETLKOUT
RSTLKOUT
P3PTR
SETLKOUT
RSTLKOUT
P3PTR
SETLKOUT
RSTLKOUT
IEC10000266=2=en=Original.vsdx
IEC10000266 V2 EN-US
The inputs 1PTRZ and 1PTREF enable single- phase and two-phase tripping for those functions
which do not have their own phase selection capability (i.e. which have just a single trip
output). An example of such a protection function is the residual overcurrent protection. The
SMPPTRC function has two inputs for these functions, one for impedance tripping (1PTRZ
used for carrier-aided tripping commands from the scheme communication logic), and one for
earth fault tripping (1PTREF used for tripping from a residual overcurrent protection). External
phase selection for these two trip signals shall be provided via inputs PSL1, PSL2 and PSL3.
A timer tWaitForPHS, secures a three-phase trip command for these two trip signals in the
absence of the external phase selection signals.
The SMPPTRC function has three trip outputs TRL1, TRL2, TRL3 (besides the three-phase trip
output TRIP), one per phase, to connect to one or more of the IEDs’ binary outputs, as well as
to other functions within the IED requiring these signals. These three output signals shall be
used as trip signals for individual circuit breaker poles. These signals are important for
cooperation with the autorecloser SMBRREC function.
The SMPPTRC function is equipped with logic which secures correct operation for evolving
faults as well as for reclosing on to persistent faults. A binary input P3PTR is provided which
will force all tripping to be three-phase. This input is required in order to cooperate with the
SMBRREC function.
In multi-breaker arrangements, one SMPPTRC function block is used for each circuit breaker.
CLLKOUT can be set by an external trip signal from another protection function via the input
SETLKOUT or internally via a three-phase trip with the setting AutoLock = On. If CLLKOUT is
set by an external trip signal from another protection function and setting TripLockout = On,
all trip outputs are set true.
The BLKLKOUT input blocks the circuit breaker lockout output CLLKOUT.
Directional data
Merged directional data from application functions can be provided to the trip function
(SMPPTRC) via the start matrix function (SMAGAPC) connected to the STDIR input.
The directional input signal STDIR is a coded integer signal which may contain up to 14
individual Boolean signals; see Figure 535:
STDIRX=[b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, b10, b11, b12, b13, b14]
b0= START (start)
b1= FW (forward)
b2= REV (reverse)
b3= STL1 (start L1)
b4= FWL1 (forward L1)
b5= REVL1 (reverse L1)
b6= STL2 (start L2)
b7= FWL2 (forward L2)
b8= REVL2 (reverse L2)
b9= STL3 (start L3)
b10= FWL3 (forward L3)
b11= REVL3 (reverse L3)
b12= STN (start N)
b13= FWN (forward N)
b14= REVN (reverse N)
The indications for general start START and phase-wise starts STL1, STL2 and STL3, and
neutral STN and general directional forward FW and reverse REV are all available as outputs on
the trip function.
All start and directional outputs are mapped to the IEC 61850 logical node data model of the
trip function. The time stamping is updated each time an operate or start signal is changed:
dirGeneral
0 unknown
1 forward
2 backward (reverse)
3 both
• The phase wise directional outputs (DIRL1, DIRL2, DIRL3 and DIRN) are mapped as:
tTripMin
BLOCK TRIPALL
OR
AND t
TRINL1
TRINL2
TRINL3
TRIN OR
1PTREF
1PTRZ
IEC05000517=4=en=Original..vsdx
IEC05000517 V4 EN-US
TRIN
TRINL1
L1TRIP
OR
PSL1
AND
TRINL2
L2TRIP
OR
PSL2
AND
TRINL3
L3TRIP
OR
PSL3
AND
-LOOP
OR OR
OR
AND
AND
OR
tWaitForPHS
-LOOP t
OR
1PTREF AND
AND
1PTRZ OR
IEC10000056=4=en=Original.vsdx
IEC10000056 V4 EN-US
tTripMin
BLOCK
OR TRIPL1
L1TRIP AND t OR
tEvolvingFault
t TRIP
AND
L2TRIP
L3TRIP
OR
P3PTR
IEC17000065-2-en.vsdx
IEC17000065 V2 EN-US
Figure 533: Simplified additional logic per phase, Program = 1ph/3ph or 1ph/2ph/3ph
BLKLKOUT
TRIPL1
TRL1
OR
TRIPL2
TRL2
OR
TRIPL3
TRL3
OR
TRIP
TRIPALL OR
OR
-LOOP
OR
AND
TR3P
AND
AND
AND
AND OR
OR
-LOOP
AND
-LOOP
AND
AutoLock
CLKLKOUT
OR AND
SETLKOUT OR AND
3ms
RSTLKOUT t
AND
TripLockout
-LOOP
IEC17000066=1=en=Original.vsdx
IEC17000066 V1 EN-US
Directional logic
IntToBits
STDIR START START
in b0
FW STL1
b1
REV STL2
b2
STL1 STL3
b3
FWL1 STN
b4
REVL1
b5
STL2
b6
FWL2 FW
b7
REVL2 BitsToInt
b8 dirGeneral (61850 Standard)
STL3
b9 0 = unknown
FWL3 b0 out
b10 DIR 1 = forward
REVL3 b1 2 = backward (reverse)
b11
STN 3 = both
b12
FWN REV
b13
REVN
b14
b15
AND
XOR
AND
XOR
AND
IEC16000179-2-en.vsdx
IEC16000179 V2 EN-US
The Start Matrix (SMAGAPC) merges start and directional output signals from different
application functions and creates a common start and directional output signal (STDIR) to be
connected to the Trip function, see Figure 536.
The purpose of this functionality is to provide general start and directional information for the
IEC 61850 trip logic data model SMPPTRC.
SMAGAPC
BLOCK STDIR
STDIR1
STDIR2
STDIR3
STDIR4
STDIR5
STDIR6
STDIR7
STDIR8
STDIR9
STDIR10
STDIR11
STDIR12
STDIR13
STDIR14
STDIR15
STDIR16
IEC16000165-1-en.vsdx
IEC16000165 V1 EN-US
17.2.4 Signals
PID-6906-INPUTSIGNALS v2
PID-6906-OUTPUTSIGNALS v2
17.2.5 Settings
PID-6906-SETTINGS v2
Start matrix
The Start Matrix function requires that a protection function delivers the directional output
signals in a fixed order to Start Matrix.
A directional input signal STDIRX of the Start Matrix is of type word. Each input contains 14
individual Boolean signals, which are positioned as, see Figure 538.
STDIRX=[b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, b10, b11, b12, b13, b14]
b0= START (start)
b1= FW (forward)
b2= REV (reverse)
b3= STL1 (startL1)
b4= FWL1 (forwardL1)
b5= REVL1 (reverseL1)
b6= STL2 (startL2)
b7= FWL2 (forwardL2)
b8= REVL2 (reverseL2)
b9= STL3 (startL3)
b10= FWL3 (forwardL3)
b11= REVL3 (reverseL3)
b12= STN (startN)
b13= FWN (forwardN)
b14= REVN (reverseN)
The StartMatrix function contains two function: the START criteria and the DIRECTION criteria,
see Figure 537.
The START criteria is to ensure that a forward and reverse signal shall come together with a
start signal to pass through the block. This is done individually for each protection function
connected to the StartMatrix via the STDIRX inputs, see Figure 538.
All STDIROUT signals are then connected via an OR gate, see Figure 537.
The DIRECTION criteria allow either forward or reverse (phase-wise forward FWLx or forward
neutral FWN or phase-wise reverse REVLx or reverse neutral REVN) to pass through to the
general STDIR output. If both forward and reverse are active phase-wise (e.g. REVLx=FWLx =
True) or at neutral (e.g. FWN = REVN = True) at the same time, none will be shown, see Figure
539.
SMAGAPC
(StartMatrix)
START Criteria
STDIR1
STDIRX STDIROUT
START Criteria
STDIR2
STDIRX STDIROUT
START Criteria
STDIR3
STDIRX STDIROUT
DIRECTION Criteria
STDIR
≥1 STDIRIN STDIR
START Criteria
STDIR4
STDIRX STDIROUT
START Criteria
STDIR5
STDIRX STDIROUT
START Criteria
STDIR6
STDIRX STDIROUT
START Criteria
STDIR7
STDIRX STDIROUT
START Criteria
STDIR8
STDIRX STDIROUT
START Criteria
STDIR9
STDIRX STDIROUT
START Criteria
STDIR10
STDIRX STDIROUT
START Criteria
STDIR11
STDIRX STDIROUT
START Criteria
STDIR12
STDIRX STDIROUT
START Criteria
STDIR13
STDIRX STDIROUT
START Criteria
STDIR14
STDIRX STDIROUT
START Criteria
STDIR15
STDIRX STDIROUT
START Criteria
STDIR16
STDIRX STDIROUT
IEC16000161-2-en.vsdx
IEC16000161 V2 EN-US
START Criteria
START (in)
STL1 (in)
STL2 (in) ≥1 START (out)
STL3 (in)
IntToBits STN (in) BitsToint
STDIRX STDIROUT
in b0 START (in) STL1 (out) START (out) b0 out
b1 FW (in) STL2 (out) FW (out) b1
b2 REV (in) STL3 (out) REV (out) b2
b3 STL1 (in) STN (out) STL1 (out) b3
b4 FWL1 (in) FWL1 (out) b4
b5 REVL1 (in) REVL1 (out) b5
&
b6 STL2 (in) FW (in) STL2 (out) b6
b7 FWL2 (in) FWL2 (out) b7
≥1 FW (out)
b8 REVL2 (in) REVL2 (out) b8
b9 STL3 (in) STL3 (out) b9
b10 FWL3 (in) FWL3 (out) b10
b11 REVL3 (in) & REVL3 (out) b11
REV (in)
b12 STN (in) STN (out) b12
b13 FWN (in) ≥1 REV (out) FWN (out) b13
b14 REVN (in) REVN (out) b14
b15 N/A FALSE b15
IEC16000162-2-en.vsdx
IEC16000162 V2 EN-US
DIRECTION Criteria
FWL1 (in)
=1
REVL1 (in)
FWL2 (in)
=1
REVL2 (in)
FWL3 (in)
=1
REVL3 (in)
FWN (in)
=1
REVN (in)
IEC16000163-2-en.vsdx
IEC16000163 V2 EN-US
STARTCOMB
To make it possible to provide the directional information from a protection function, a
STARTCOMB block is used in between the application function and the Start Matrix function.
The STARTCOMB function has one block input and 14 Boolean inputs that convert the 14
Boolean inputs into a WORD output STDIR, see Figure 540.
STDIRX=[b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, b10, b11, b12, b13, b14]
b0= START (start)
b1= FW (forward)
b2= REV (reverse)
b3= STL1 (startL1)
b4= FWL1 (forwardL1)
b5= REVL1 (reverseL1)
b6= STL2 (startL2)
b7= FWL2 (forwardL2)
b8= REVL2 (reverseL2)
b9= STL3 (startL3)
b10= FWL3 (forwardL3)
b11= REVL3 (reverseL3)
b12= STN (startN)
b13= FWN (forwardN)
b14= REVN (reverseN)
STARTCOMB
BLOCK STDI R
START
FW
REV
STL1
FWL1
REVL1
STL2
FWL2
REVL2
STL3
FWL3
REVL3
STN
FWN
REVN
IEC16000166-2-en.vsdx
IEC16000166 V2 EN-US
Protection functions
Some protection functions are provided with start and directional outputs, for example:
Connection example
In Figure 541 below is an example how to connect start and directional signals from protection
functions via STARTCOMB and SMAGAPC to SMPPTRC.
SMAGAPC
STARTCOMB BLOCK STDIR
PROTECTION 1 BLOCK STDIR STDIR1
START START STDIR2
FW FW STDIR3
REV REV STDIR4
STL1 STDIR5
FWL1 STDIR6 SMPPTRC
REVL1 STDIR7 BLOCK TRIP
STL2 STDIR8 BLKLKOUT TRL1
FWL2 STDIR9 TRIN TRL2
REVL2 STDIR10 TRINL1 TRL3
STL3 STDIR11 TRINL2 TR1P
FWL3 STDIR12 TRINL3 TR2P
REVL3 STDIR13 PSL1 TR3P
STN STDIR14 PSL2 CLLKOUT
FWN STDIR15 PSL3 START
REVN STDIR16 1PTRZ STL1
1PTREF STL2
P3PTR STL3
STARTCOMB SETLKOUT STN
BLOCK STDIR RSTLKOUT FW
START STDIR REV
FW
PROTECTION 2 REV
STL1 STL1
FWL1 FWL1
REVL1 REVL1
STL2 STL2
FWL2 FWL2
REVL2 REVL2
STL3 STL3
FWL3 FWL3
REVL3 REVL3
STN
FWN
REVN
STARTCOMB
BLOCK STDIR
START
FW
REV
STL1
FWL1
REVL1
STL2
FWL2
REVL2
STL3
PROTECTION 4
FWL3
-
PROTECTION 3 REVL3
STDIR
STN STN
-
FWN FWN
-
REVN REVN
IEC16000164-2-en.vsdx
IEC16000164 V2 EN-US
17.3.1 Identification
SEMOD167882-2 v3
The trip matrix logic (TMAGAPC) function is used to route trip signals and other logical output
signals to different output contacts on the IED.
The trip matrix logic function has 3 output signals and these outputs can be connected to
physical tripping outputs according to the specific application needs for settable pulse or
steady output.
TMAGAPC
BLOCK OUTPUT1
BLK1 OUTPUT2
BLK2 OUTPUT3
BLK3
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
INPUT17
INPUT18
INPUT19
INPUT20
INPUT21
INPUT22
INPUT23
INPUT24
INPUT25
INPUT26
INPUT27
INPUT28
INPUT29
INPUT30
INPUT31
INPUT32
IEC13000197-1-en.vsd
IEC13000197 V1 EN-US
17.3.4 Signals
PID-6513-INPUTSIGNALS v4
PID-6513-OUTPUTSIGNALS v4
17.3.5 Settings
PID-6513-SETTINGS v4
The trip matrix logic (TMAGAPC) block is provided with 32 input signals and 3 output signals.
The function block incorporates internal logic OR gates in order to provide grouping of
connected input signals to the three output signals from the function block.
Internal built-in OR logic is made in accordance with the following three rules:
1. when any one of first 16 inputs signals (INPUT1 to INPUT16) has logical value 1 the first
output signal (OUTPUT1) will get logical value 1.
2. when any one of second 16 inputs signals (INPUT17 to INPUT32) has logical value 1 the
second output signal (OUTPUT2) will get logical value 1.
3. when any one of all 32 input signals (INPUT1 to INPUT32) has logical value 1 the third
output signal (OUTPUT3) will get logical value 1.
PulseTime
t
&
ModeOutput1=Pulsed
INPUT 1
OUTPUT 1
Ondelay Offdelay
&
³1
³1 t t
INPUT 16
PulseTime
t
&
ModeOutput2=Pulsed
INPUT 17
OUTPUT 2
Ondelay Offdelay
&
³1
³1 t t
INPUT 32
PulseTime
t
&
ModeOutput3=Pulsed
OUTPUT 3
Ondelay Offdelay
&
³1
³1 t t
IEC09000612-3-en.vsd
IEC09000612 V3 EN-US
The group alarm logic function (ALMCALH) is used to route several alarm signals to a common
indication, LED and/or contact, in the IED.
ALMCALH
BLOCK ALARM
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
IEC13000181-1-en.vsd
IEC13000181 V1 EN-US
17.4.4 Signals
PID-6510-INPUTSIGNALS v5
PID-6510-OUTPUTSIGNALS v5
17.4.5 Settings
PID-6510-SETTINGS v5
The logic for group alarm ALMCALH block is provided with 16 input signals and one ALARM
output signal. The function block incorporates internal logic OR gate in order to provide
grouping of connected input signals to the output ALARM signal from the function block.
When any one of 16 input signals (INPUT1 to INPUT16) has logical value 1, the ALARM output
signal will get logical value 1.
The function has a drop-off delay of 200 ms when all inputs are reset to provide a steady
signal.
Input 1
200 ms
ALARM
³1 t
Input 16
IEC13000191-1-en.vsd
IEC13000191 V1 EN-US
The group warning logic function (WRNCALH) is used to route several warning signals to a
common indication, LED and/or contact, in the IED.
WRNCALH
BLOCK WARNING
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
IEC13000182-1-en.vsd
IEC13000182 V1 EN-US
17.5.4 Signals
PID-4127-INPUTSIGNALS v3
PID-4127-OUTPUTSIGNALS v3
17.5.5 Settings
PID-4127-SETTINGS v3
The logic for group warning WRNCALH block is provided with 16 input signals and 1 WARNING
output signal. The function block incorporates internal logic OR gate in order to provide
grouping of connected input signals to the output WARNING signal from the function block.
When any one of 16 input signals (INPUT1 to INPUT16) has logical value 1, the WARNING output
signal will get logical value 1.
The function has a drop-off delay of 200 ms when all inputs are reset to provide a steady
signal.
INPUT1
200 ms
WARNING
³1 t
INPUT16
IEC13000192-1-en.vsd
IEC13000192 V1 EN-US
The group indication logic function (INDCALH) is used to route several indication signals to a
common indication, LED and/or contact, in the IED.
INDCALH
BLOCK IND
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
IEC13000183-1-en.vsd
IEC13000183 V1 EN-US
17.6.4 Signals
PID-4128-INPUTSIGNALS v4
PID-4128-OUTPUTSIGNALS v4
17.6.5 Settings
PID-4128-SETTINGS v4
The logic for group indication INDCALH block is provided with 16 input signals and 1 IND
output signal. The function block incorporates internal logic OR gate in order to provide
grouping of connected input signals to the output IND signal from the function block.
When any one of 16 input signals (INPUT1 to INPUT16) has logical value 1, the IND output signal
will get logical value 1.
The function has a drop-off delay of 200 ms when all inputs are reset to provide a steady
signal.
INPUT1
200 ms
IND
³1 t
INPUT16
IEC13000193-1-en.vsd
IEC13000193 V1 EN-US
The basic configurable logic blocks do not propagate the time stamp and quality of signals
(have no suffix QT at the end of their function name). A number of logic blocks and timers are
always available as basic for the user to adapt the configuration to the specific application
needs. The list below shows a summary of the function blocks and their features.
These logic blocks are also available as part of an extension logic package.
• AND function block. The AND function is used to form general combinatory expressions
with boolean variables. The AND function block has up to four inputs and two outputs.
One of the outputs is inverted.
• GATE function block is used for whether or not a signal should be able to pass from the
input to the output.
• INVERTER function block that inverts the input signal to the output.
• LLD function block. Loop delay used to delay the output signal one execution cycle.
• OR function block. The OR function is used to form general combinatory expressions with
boolean variables. The OR function block has up to six inputs and two outputs. One of the
outputs is inverted.
• PULSETIMER function block can be used, for example, for pulse extensions or limiting of
operation of outputs, settable pulse time.
• RSMEMORY function block is a flip-flop that can reset or set an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting
controls if, after a power interruption, the flip-flop resets or returns to the state it had
before the power interruption. RESET input has priority.
• SRMEMORY function block is a flip-flop that can set or reset an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting
controls if, after a power interruption, the flip-flop resets or returns to the state it had
before the power interruption. The SET input has priority.
• TIMERSET function has pick-up and drop-out delayed outputs related to the input signal.
The timer has a settable time delay.
• XOR is used to generate combinatory expressions with boolean variables. XOR has two
inputs and two outputs. One of the outputs is inverted. The output signal OUT is 1 if the
input signals are different and 0 if they are the same.
M11453-3 v4
The AND function is used to form general combinatory expressions with boolean variables. The
AND function block has up to four inputs and two outputs. One of the outputs is inverted.
AND
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
IEC14000071-1-en.vsd
IEC14000071 V1 EN-US
17.7.1.2 Signals
PID-3437-INPUTSIGNALS v7
PID-3437-OUTPUTSIGNALS v7
M11489-3 v2
The Controllable gate function block (GATE) is used for controlling if a signal should be able to
pass from the input to the output or not depending on a setting.
GATE
INPUT OUT
IEC04000410-2-en.vsd
IEC04000410 V2 EN-US
17.7.2.2 Signals
PID-3801-INPUTSIGNALS v6
PID-3801-OUTPUTSIGNALS v5
17.7.2.3 Settings
PID-3801-SETTINGS v6
INV
INPUT OUT
IEC04000404_2_en.vsd
IEC04000404 V2 EN-US
17.7.3.2 Signals
PID-3803-INPUTSIGNALS v5
PID-3803-OUTPUTSIGNALS v4
GUID-64B24094-010D-4B8F-8B7B-DDD49499AAE5 v3
The Logic loop delay function block (LLD) function is used to delay the output signal one
execution cycle, that is, the cycle time of the function blocks used.
LLD
INPUT OUT
IEC15000144.vsd
IEC15000144 V1 EN-US
17.7.4.2 Signals
PID-3805-INPUTSIGNALS v5
PID-3805-OUTPUTSIGNALS v5
M11449-3 v2
The OR function is used to form general combinatory expressions with boolean variables. The
OR function block has up to six inputs and two outputs. One of the outputs is inverted.
OR
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
INPUT5
INPUT6
IEC04000405_2_en.vsd
IEC04000405 V2 EN-US
17.7.5.2 Signals
PID-3806-INPUTSIGNALS v5
PID-3806-OUTPUTSIGNALS v5
M11466-3 v3
The pulse (PULSETIMER) function can be used, for example, for pulse extensions or limiting the
operation time of outputs. The PULSETIMER has a settable length. When the input is 1, the
output will be 1 for the time set by the time delay parameter t. Then it returns to 0.
PULSETIMER
INPUT OUT
IEC04000407-3-en.vsd
IEC04000407 V3 EN-US
17.7.6.2 Signals
PID-6985-INPUTSIGNALS v1
PID-6985-OUTPUTSIGNALS v1
17.7.6.3 Settings
PID-6985-SETTINGS v1
GUID-4C804DEA-3C83-4C20-82C6-BAD03BD48242 v4
The Reset-set with memory function block (RSMEMORY) is a flip-flop with memory that can
reset or set an output from two inputs respectively. Each RSMEMORY function block has two
outputs, where one is inverted. The memory setting controls if, after a power interruption, the
flip-flop resets or returns to the state it had before the power interruption. For a Reset-Set
flip-flop, RESET input has higher priority over SET input.
RSMEMORY
SET OUT
RESET NOUT
IEC09000294-1-en.vsd
IEC09000294 V1 EN-US
17.7.7.2 Signals
PID-3811-INPUTSIGNALS v5
PID-3811-OUTPUTSIGNALS v5
17.7.7.3 Settings
PID-3811-SETTINGS v5
M11485-3 v4
The Set-reset with memory function block (SRMEMORY) is a flip-flop with memory that can set
or reset an output from two inputs respectively. Each SRMEMORY function block has two
outputs, where one is inverted. The memory setting controls if, after a power interruption, the
flip-flop resets or returns to the state it had before the power interruption. The input SET has
priority.
SRMEMORY
SET OUT
RESET NOUT
IEC04000408_2_en.vsd
IEC04000408 V2 EN-US
17.7.8.2 Signals
PID-3813-INPUTSIGNALS v5
PID-3813-OUTPUTSIGNALS v5
17.7.8.3 Settings
PID-3813-SETTINGS v5
M11494-3 v3
The Settable timer function block (TIMERSET) timer has two outputs for the delay of the input
signal at drop-out and at pick-up. The timer has a settable time delay. It also has an Operation
setting On and Off that controls the operation of the timer.
Input
tdelay
On
Off
tdelay
t
IEC08000289-2-en.vsd
IEC08000289 V2 EN-US
TIMERSET
INPUT ON
OFF
IEC04000411-2-en.vsd
IEC04000411 V2 EN-US
17.7.9.2 Signals
PID-6976-INPUTSIGNALS v1
PID-6976-OUTPUTSIGNALS v1
17.7.9.3 Settings
PID-6976-SETTINGS v1
M11477-3 v4
The exclusive OR function (XOR) is used to generate combinatory expressions with boolean
variables. XOR has two inputs and two outputs. One of the outputs is inverted. The output
signal OUT is 1 if the input signals are different and 0 if they are the same.
XOR
INPUT1 OUT
INPUT2 NOUT
IEC04000409-2-en.vsd
IEC04000409 V2 EN-US
17.7.10.2 Signals
PID-3817-INPUTSIGNALS v2
PID-3817-OUTPUTSIGNALS v2
The configurable logic blocks QT propagate the time stamp and the quality of the input
signals (have suffix QT at the end of their function name).
The function blocks assist the user to adapt the IEDs' configuration to the specific application
needs. The list below shows a summary of the function blocks and their features.
• ANDQT AND function block. The function also propagates the time stamp and the quality
of input signals. Each block has four inputs and two outputs where one is inverted.
• INDCOMBSPQT combines single input signals to group signal. Single position input is
copied to value part of SP_OUT output. TIME input is copied to time part of SP_OUT
output. Quality input bits are copied to the corresponding quality part of SP_OUT output.
• INDEXTSPQT extracts individual signals from a group signal input. The value part of single
position input is copied to SI_OUT output. The time part of single position input is copied
to TIME output. The quality bits in the common part and the indication part of inputs
signal are copied to the corresponding quality output.
• INVALIDQT function which sets quality invalid of outputs according to a "valid" input.
Inputs are copied to outputs. If input VALID is 0, or if its quality invalid bit is set, all
outputs invalid quality bit will be set to invalid. The time stamp of an output will be set to
the latest time stamp of INPUT and VALID inputs.
• INVERTERQT function block that inverts the input signal and propagates the time stamp
and the quality of the input signal.
• ORQT OR function block that also propagates the time stamp and the quality of the input
signals. Each block has six inputs and two outputs where one is inverted.
• PULSETIMERQT Pulse timer function block can be used, for example, for pulse extensions
or limiting of operation of outputs. The function also propagates the time stamp and the
quality of the input signal.
• RSMEMORYQT function block is a flip-flop that can reset or set an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting
controls if the block after a power interruption should return to the state before the
interruption, or be reset. The function also propagates the time stamp and the quality of
the input signal.
• SRMEMORYQT function block is a flip-flop that can set or reset an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting
controls if the block after a power interruption should return to the state before the
interruption, or be reset. The function also propagates the time stamp and the quality of
the input signal.
• TIMERSETQT function has pick-up and drop-out delayed outputs related to the input
signal. The timer has a settable time delay. The function also propagates the time stamp
and the quality of the input signal.
• XORQT XOR function block. The function also propagates the time stamp and the quality
of the input signals. Each block has two outputs where one is inverted.
The ANDQT function is used to form general combinatory expressions with boolean variables.
The ANDQT function block has four inputs and two outputs.
ANDQT
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
IEC09000297-1-en.vsd
IEC09000297 V1 EN-US
PID-3800-INPUTSIGNALS v6
PID-3800-OUTPUTSIGNALS v6
GUID-EEBD65A5-394C-4ECD-BF6F-D556B610FC57 v3
The value of single point input (SP_IN) is copied to the value part of the SP_OUT output. The
TIME input is copied to the time part of the SP_OUT output. State input bits are copied to the
corresponding state part of the SP_OUT output. If the state or value on the SP_OUT output
changes, the Event bit in the state part is toggled.
INDCOMBSPQT can propagate the quality, the value and the time stamps of the signals via IEC
61850.
INDCOMBSPQT
SP_IN* SP_OUT
TIME*
BLOCKED*
SUBST*
INVALID*
TEST*
IEC15000146.vsd
IEC15000146 V1 EN-US
PID-3792-INPUTSIGNALS v2
PID-3792-OUTPUTSIGNALS v2
GUID-9B700C69-4DAE-434A-BCE6-CE2D1139680A v3
The value part of the single point input signal SI_IN is copied to SI_OUT output. The time part
of single point input is copied to the TIME output. The state bits in the common part and the
indication part of the input signal are copied to the corresponding state output.
INDEXTSPQT can propagate the quality, the value and the time stamps of the signals via IEC
61850.
INDEXTSPQT
SI_IN* SI_OUT
TIME
BLOCKED
SUBST
INVALID
TEST
IEC14000067-1-en.vsd
IEC14000067 V1 EN-US
PID-3821-INPUTSIGNALS v2
PID-3821-OUTPUTSIGNALS v2
The values of the input signals INPUTx (where 1<x<16) are copied to the outputs OUTPUTx
(where 1<x<16). If the input VALID is 0 or if its quality bit is set invalid, all outputs OUTPUTx
(where 1<x<16) quality bit will be set to invalid. The time stamp of any output OUTPUTx (where
1<x<16) will be set to the latest time stamp of any input and the input VALID.
INVALIDQT can propagate the quality, the value and the time stamps of the signals via IEC
61850.
INVALIDQT
INPUT1 OUTPUT1
INPUT2 OUTPUT2
INPUT3 OUTPUT3
INPUT4 OUTPUT4
INPUT5 OUTPUT5
INPUT6 OUTPUT6
INPUT7 OUTPUT7
INPUT8 OUTPUT8
INPUT9 OUTPUT9
INPUT10 OUTPUT10
INPUT11 OUTPUT11
INPUT12 OUTPUT12
INPUT13 OUTPUT13
INPUT14 OUTPUT14
INPUT15 OUTPUT15
INPUT16 OUTPUT16
VALID
iec08000169.vsd
IEC08000169 V1 EN-US
PID-3822-INPUTSIGNALS v5
PID-3822-OUTPUTSIGNALS v5
The INVERTERQT function block inverts one binary input signal to the output. It can propagate
the quality, value and the time stamps of the signals via IEC 61850.
INVERTERQT
INPUT OUT
IEC09000299-1-en.vsd
IEC09000299 V1 EN-US
PID-3804-INPUTSIGNALS v5
PID-3804-OUTPUTSIGNALS v5
GUID-F8AECD9C-83FC-4025-9AB5-809D88122277 v4
The ORQT function block (ORQT) is used to form general combinatory expressions OR with
boolean variables. ORQT function block has up to six inputs and two outputs. One of the
outputs is inverted. It can propagate the quality, value and the timestamps of the signals via
IEC 61850.
ORQT
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
INPUT5
INPUT6
IEC09000298-1-en.vsd
IEC09000298 V1 EN-US
PID-3807-INPUTSIGNALS v5
PID-3807-OUTPUTSIGNALS v5
GUID-D930E5A7-C564-4464-B97F-C72B4801C917 v4
The pulse timer function block (PULSETIMERQT) can be used, for example, for pulse extensions
or for limiting the operation time of the outputs. PULSETIMERQT has a settable output pulse
length.
When the input goes to 1, the output will be 1 for the time set by the time delay parameter t.
Then it returns to 0.
When the output changes value, the time stamp of the output signal is updated.
The supported “quality” state bits are propagated from the input to the output at each
execution cycle. A change of these bits will not lead to an updated time stamp on the output.
PULSETIMERQT can propagate the quality, value and the time stamps of the signals via IEC
61850.
PULSETIMERQT
INPUT OUT
IEC15000145.vsd
IEC15000145 V1 EN-US
PID-3810-INPUTSIGNALS v5
PID-3810-OUTPUTSIGNALS v5
17.8.7.3 Settings
PID-3810-SETTINGS v5
GUID-32A1B759-2ED8-45B3-8385-762167626CE2 v5
The Reset-set function (RSMEMORYQT) is a flip-flop with memory that can reset or set an
output from two inputs respectively. Each RSMEMORYQT function block has two outputs,
where one is inverted. The memory setting controls if, after a power interruption, the flip-flop
resets or returns to the state it had before the power interruption. For a Reset-Set flip-flop,
the RESET input has higher priority than the SET input.
RSMEMORYQT can propagate the quality, the value and the time stamps of the signals via IEC
61850.
RSMEMORYQT
SET OUT
RESET NOUT
IEC14000069-1-en.vsd
IEC14000069 V1 EN-US
PID-3812-INPUTSIGNALS v5
PID-3812-OUTPUTSIGNALS v5
17.8.8.3 Settings
PID-3812-SETTINGS v5
GUID-39060D4B-9AA7-4505-9487-88B2CBC534F0 v5
The Set-reset function (SRMEMORYQT) is a flip-flop with memory that can set or reset an
output from two inputs respectively. Each SRMEMORYQT function block has two outputs,
where one is inverted. The memory setting controls if, after a power interruption, the flip-flop
resets or returns to the state it had before the power interruption. The SET input has priority.
SRMEMORYQT can propagate the quality, the value and the time stamps of the signals via IEC
61850.
SRMEMORYQT
SET OUT
RESET NOUT
IEC14000070-1-en.vsd
IEC14000070 V1 EN-US
PID-3814-INPUTSIGNALS v5
PID-3814-OUTPUTSIGNALS v5
17.8.9.3 Settings
PID-3814-SETTINGS v5
GUID-3830BCA7-4876-481E-B5AC-2104675232E7 v5
The Settable timer function block (TIMERSETQT) has two outputs for delay of the input signal
at pick-up and drop-out. The timer has a settable time delay (t). It also has an Operation
setting On/Off that controls the operation of the timer.
When the output changes value, the timestamp of the output signal is updated. The supported
“quality” state bits are propagated from the input to the output at each execution cycle. A
change of these bits will not lead to an updated timestamp on the output.
TIMERSETQT can propagate the quality, value and the timestamps of the signals via IEC 61850.
TIMERSETQT
INPUT ON
OFF
IEC14000068-1-en.vsd
IEC14000068 V1 EN-US
PID-3816-INPUTSIGNALS v5
PID-3816-OUTPUTSIGNALS v5
17.8.10.3 Settings
PID-3816-SETTINGS v5
GUID-62986D87-1690-499E-B8D3-1F51D2DA191E v4
The exclusive OR function (XORQT) function is used to generate combinatory expressions with
boolean variables. XORQT function has two inputs and two outputs. One of the outputs is
inverted. The output signal OUT is 1 if the input signals are different and 0 if they are equal.
XORQT can propagate the quality, value and time stamps of the signals via IEC 61850.
XORQT
INPUT1 OUT
INPUT2 NOUT
IEC09000300-1-en.vsd
IEC09000300 V1 EN-US
PID-3818-INPUTSIGNALS v5
PID-3818-OUTPUTSIGNALS v5
When extra configurable logic blocks are required, an additional package can be ordered.
GUID-19810098-1820-4765-8F0B-7D585FFC0C78 v8
17.10.1 Identification
SEMOD167904-2 v2
The Fixed signals function (FXDSIGN) has nine pre-set (fixed) signals that can be used in the
configuration of an IED, either for forcing the unused inputs in other function blocks to a
certain level/value, or for creating certain logic. Boolean, integer, floating point, string types of
signals are available.
FXDSIGN
OFF
ON
INTZERO
INTONE
INTALONE
REALZERO
STRNULL
ZEROSMPL
GRP_OFF
IEC05000445-3-en.vsd
IEC05000445 V3 EN-US
17.10.4 Signals
PID-6191-OUTPUTSIGNALS v6
17.10.5 Settings
PID-1325-SETTINGS v12
The function does not have any settings available in Local HMI or Protection and Control IED
Manager (PCM600).
17.11.1 Identification
SEMOD175721-2 v2
Boolean to integer conversion, 16 bit (B16I) is used to transform a set of 16 boolean (logical)
signals into an integer.
B16I
BLOCK OUT
IN1
IN2
IN3
IN4
IN5
IN6
IN7
IN8
IN9
IN10
IN11
IN12
IN13
IN14
IN15
IN16
IEC07000128-2-en.vsd
IEC07000128 V2 EN-US
17.11.4 Signals
PID-3606-INPUTSIGNALS v4
PID-3606-OUTPUTSIGNALS v3
The function does not have any parameters available in the local HMI or PCM600.
Values of each of the different OUTx from function block B16I for 1≤x≤16.
The sum of the value on each INx corresponds to the integer presented on the output OUT on
the function block B16I
The sum of the numbers in column “Value when activated” when all INx (where 1≤x≤16) are
active that is=1; is 65535. 65535 is the highest boolean value that can be converted to an
integer by the B16I function block.
17.12.1 Identification
SEMOD175757-2 v5
Boolean to integer conversion with logical node representation, 16 bit (BTIGAPC) is used to
transform a set of 16 boolean (logical) signals into an integer. The block input will freeze the
output at the last value.
BTIGAPC
BLOCK OUT
IN1
IN2
IN3
IN4
IN5
IN6
IN7
IN8
IN9
IN10
IN11
IN12
IN13
IN14
IN15
IN16
IEC13000303-1-en.vsd
IEC13000303 V1 EN-US
17.12.4 Signals
PID-6944-INPUTSIGNALS v2
PID-6944-OUTPUTSIGNALS v2
The function does not have any parameters available in the local HMI or PCM600.
The Boolean 16 to integer conversion with logic node representation function (BTIGAPC) will
transfer a combination of up to 16 binary inputs INx, where 1≤x≤16, to an integer. Each INx
represents a value according to the table below from 0 to 32768. This follows the general
formula: INx = 2x-1 where 1≤x≤16. The sum of all the values on the activated INx will be available
on the output OUT as a sum of the integer values of all the inputs INx that are activated. OUT
is an integer. When all INx (where 1≤x≤16) are activated, that is = Boolean 1, it corresponds to
that integer 65535 is available on the output OUT. If the BLOCK input is activated, it will freeze
the logical outputs at the last value.
Values of each of the different OUTx from function block BTIGAPC for 1≤x≤16.
The sum of the value on each INx corresponds to the integer presented on the output OUT on
the function block BTIGAPC.
The sum of the numbers in column “Value when activated” when all INx (where 1≤x≤16) are
active that is=1; is 65535. 65535 is the highest boolean value that can be converted to an
integer by the BTIGAPC function block.
17.13.1 Identification
SEMOD167941-2 v2
Integer to boolean 16 conversion function (IB16) is used to transform an integer into a set of 16
boolean (logical) signals.
IB16
BLOCK OUT1
INP OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
OUT12
OUT13
OUT14
OUT15
OUT16
IEC06000501-3-en.vsdx
IEC06000501 V3 EN-US
17.13.4 Signals
PID-6938-INPUTSIGNALS v1
PID-6938-OUTPUTSIGNALS v1
The function does not have any parameters available in local HMI or Protection and Control IED
Manager (PCM600)
With integer 15 on the input INP the OUT1 = OUT2 = OUT3= OUT4 =1 and the remaining OUTx =
0 for (5≤x≤16).
OUTx represents a value when activated. The value of each of the OUTx is in accordance with
the table IB16_1. When not activated the OUTx has the value 0.
In the above example when integer 15 is on the input INP the OUT1 has a value =1, OUT2 has a
value =2, OUT3 has a value =4 and OUT4 has a value =8. The sum of these OUTx is equal to 1 + 2
+ 4 + 8 = 15.
This follows the general formulae: The sum of the values of all OUTx = 2x-1 where 1≤x≤16 will be
equal to the integer value on the input INP.
The Integer to Boolean 16 conversion function (IB16) will transfer an integer with a value
between 0 to 65535 connected to the input INP to a combination of activated outputs OUTx
where 1≤x≤16. The sum of the values of all OUTx will then be equal to the integer on input INP.
The values of the different OUTx are according to the table below. When an OUTx is not
activated, its value is 0.
When all OUTx where 1≤x≤16 are activated that is = Boolean 1 it corresponds to that integer
65535 is connected to input INP. The IB16 function is designed for receiving the integer input
locally. If the BLOCK input is activated, it will freeze the logical outputs at the last value.
Values of each of the different OUTx from function block IB16 for 1≤x≤16.
The sum of the value on each INx corresponds to the integer presented on the output OUT on
the function block IB16.
The sum of the numbers in column “Value when activated” when all OUTx (where x = 1 to 16)
are active that is=1; is 65535. 65535 is the highest integer that can be converted by the IB16
function block.
17.14.1 Identification
SEMOD167944-2 v4
Integer to boolean conversion with logic node representation function (ITBGAPC) is used to
transform an integer which is transmitted over IEC 61850 and received by the function to 16
boolean (logic) output signals.
ITBGAPC function can only receive remote values over IEC 61850 when the R/L (Remote/Local)
push button on the front HMI indicates that the control mode for the operator is in position R
(Remote i.e. the LED adjacent to R is lit), and the corresponding signal is connected to the
input PSTO ITBGAPC function block. The input BLOCK will freeze the output at the last received
value and blocks new integer values to be received and converted to binary coded outputs.
ITBGAPC
BLOCK OUT1
PSTO OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
OUT12
OUT13
OUT14
OUT15
OUT16
IEC14000012-1-en.vsd
IEC14000012 V1 EN-US
17.14.4 Signals
PID-3627-INPUTSIGNALS v7
PID-3627-OUTPUTSIGNALS v7
17.14.5 Settings
GUID-F573CA16-4821-4203-970A-F7D01AF5E63B v1
This function does not have any setting parameters.
An example is used to explain the principle of operation: With integer 15 sent to and received
by the ITBGAPC function on the IEC 61850 the OUTx changes from 0 to 1 on each of the OUT1;
OUT2 OUT3 and OUT4. All other OUTx (5≤x≤16) remains 0. The boolean interpretation of this is
represented by the assigned values of each of the outputs OUT1 = 1; and OUT2 = 2; and OUT3=
4; and OUT4 = 8. The sum of these OUTx (1≤x≤4) is equal to the integer 15 received via the IEC
61850 network. The remaining OUTx = 0 for (5≤x≤16).
OUTx represents a value when activated. The value of each of the OUTx is in accordance with
the Table 770. When not activated the OUTx has the value 0.
The value of each OUTx for 1≤x≤16 (1≤x≤16) follows the general formulae: OUTx = 2x-1 The sum
of the values of all activated OUTx = 2x-1 where 1≤x≤16 will be equal to the integer value
received over IEC 61850 to the ITBGAPC_1 function block.
The Integer to Boolean 16 conversion with logic node representation function (ITBGAPC) will
transfer an integer with a value between 0 to 65535 communicated via IEC 61850 and
connected to the ITBGAPC function block to a combination of activated outputs OUTx where
1≤x≤16. The values represented by the different OUTx are according to Table 770. When an
OUTx is not activated, its value is 0.
The ITBGAPC function is designed for receiving the integer input from a station computer - for
example, over IEC 61850. If the BLOCK input is activated, it will freeze the logical outputs at the
last value.
The sum of the numbers in column “Value when activated” when all OUTx (1≤x≤16) are active
equals 65535. This is the highest integer that can be converted to boolean by the ITBGAPC
function block.
The operator position input (PSTO) determines the operator place. The integer number that is
communicated to the ITBGAPC can only be written to the block while the PSTO is in position
“Remote”. If PSTO is in position ”Off” or ”Local”, then no changes are applied to the outputs.
Elapsed Time Integrator (TEIGAPC) function is a function that accumulates the elapsed time
when a given binary signal has been high, see also Figure 572.
BLOCK
RESET
IN Time Integration ACCTIME
with Retain
q-1
a
OVERFLOW
AND
a>b
999 999 s b
a
WARNING
AND
a>b
tWarning b
a
ALARM
AND
a>b
tAlarm b
IEC13000290 V2 EN-US
TEIGAPC
BLOCK WARNING
IN ALARM
RESET OVERFLOW
ACCTIME
IEC14000014-1-en.vsd
IEC14000014 V1 EN-US
17.15.4 Signals
PID-6836-INPUTSIGNALS v2
PID-6836-OUTPUTSIGNALS v2
17.15.5 Settings
PID-6836-SETTINGS v2
• time integration, accumulating the elapsed time when a given binary signal has been high
• blocking and reset of the total integrated time
• supervision of limit transgression and overflow, the overflow limit is fixed to 999999.9
seconds
• retaining of the integrated value
Figure 574 describes the simplified logic of the function where the block “Time
Integration“ covers the logics for the first two items listed above while the block
“Transgression Supervision Plus Retain“ contains the logics for the last two.
Loop Delay
tWarning
OVERFLOW
tAlarm
Transgression Supervision WARNING
Plus Retain
ALARM
BLOCK
RESET ACCTIME
Time Integration
IN
Loop Delay
IEC12000195-4-en.vsd
IEC12000195 V4 EN-US
The ACCTIME output represents the integrated time in seconds while tOverflow, tAlarm and
tWarning are the time limit parameters in seconds.
tAlarm and tWarning are user settable limits. They are also independent, that is, there is no
check if tAlarm > tWarning.
tAlarm and tWarning are possible to be defined with a resolution of 10 ms, depending on the
level of the defined values for the parameters.
The limit for the overflow supervision is fixed at 999999.9 seconds. The outputs freeze if an
overflow occurs.
In principle, a shorter function cycle time, longer integrated time length or more pulses may
lead to reduced accuracy.
The function gives the possibility to monitor the level of integer values in the system relative
to each other or to a fixed value. It is a basic arithmetic function that can be used for
monitoring, supervision, interlocking and other logics.
INTCOMP
INPUT INEQUAL
REF INHIGH
INLOW
IEC15000052-1-en.vsdx
IEC15000052 V1 EN-US
17.16.4 Signals
PID-6928-INPUTSIGNALS v2
PID-6928-OUTPUTSIGNALS v2
17.16.5 Settings
PID-6928-SETTINGS v2
The selection of reference value for comparison can be done through setting RefSource. If
RefSource is selected as Input REF then the reference value for comparison is taken from
second input signal (REF). If RefSource is selected as Set Value then the reference value for
comparison is taken from setting (SetValue).
The comparison can be done either between absolute values or signed values and it depends
on the setting EnaAbs. If EnaAbs is selected as Absolute then both input and reference value is
converted into absolute values and comparison is done. If EnaAbs is selected as Signed then
the comparison is done without any conversion.
The function has three state outputs high, low and equal to condition. It will check the
following condition and give corresponding outputs.
• If the input is above the reference value then INHIGH is set HIGH
• If the input is below the reference value then INLOW is set HIGH
• If the input is equal to reference value then INEQUAL is set HIGH
EnaAbs
INPUT ABS T a
F
INHIGH
a>b
b
a INEQUAL
a=b
b
RefSource
REF ABS T
T
SetValue
F a INLOW
F a<b
b
IEC15000129-3-en.vsdx
IEC15000129 V4 EN-US
The function gives the possibility to monitor the level of real value signals in the system
relative to each other or to a fixed value. It is a basic arithmetic function that can be used for
monitoring, supervision, interlocking and other logics.
REALCOMP
INPUT INEQUAL
REF INHIGH
INLOW
IEC15000053-1-en.vsdx
IEC15000053 V1 EN-US
17.17.4 Signals
PID-7248-INPUTSIGNALS v1
PID-7248-OUTPUTSIGNALS v1
17.17.5 Settings
PID-7248-SETTINGS v1
The selection of reference value for comparison can be done through setting RefSource. If
RefSource is selected as Input REF then the reference value for comparison is taken from
second input signal (REF). If RefSource is selected as Set Value then the reference value for
comparison is taken from setting (SetValue).
Generally the inputs to the function are in SI units, but when the comparison is to be done with
respect to set level, then the user can set a value in any unit out of Milli to Giga range in setting
SetValue. The unit can be separately set with setting RefPrefix. Internally the function handles
the reference value for comparator as SetValue*RefPrefix.
Additionally the comparison can be done either between absolute values or signed values and
it depends on the setting EnaAbs. If EnaAbs is selected as Absolute then both input and
reference value is converted into absolute values and then comparison is done. If EnaAbs is
selected as Signed then the comparison is done without absolute conversion.
EnaAbs
INPUT
ABS T
F
High
Comparator
EqualBandHigh INHIGH
REF ABS T
T
F Low
SetValue F comparator
INLOW
SetValPrefix
EqualBandLow
IEC15000130-2-en.vsdx
IEC15000130 V2 EN-US
In order to avoid oscillations at boundary conditions of equal band low limit and high limit,
hysteresis has been provided. If the INPUT is above the equal high level margin including
hysteresis, then INHIGH will set. Similarly if the INPUT is below the equal low level margin
including hysteresis, then INLOW will set.
EqualBandHigh
Internal
Equal Band REF or SetValue Hysteresis for
equal band
EqualBandLow
IEC15000261 V1 EN-US
When EnaAbs is set as absolute comparison and SetValue is set less than 0.2%
of the set unit then INLOW output will never pickups. During the above
mentioned condition, due to marginal value for avoiding oscillations of
function outputs, the INLOW output will never set.
Section 18 Monitoring
18.1 Measurements IP14593-1 v3
18.1.1 Identification
SEMOD56123-2 v8
SYMBOL-RR V1 EN-US
SYMBOL-SS V1 EN-US
SYMBOL-UU V1 EN-US
SYMBOL-VV V1 EN-US
SYMBOL-TT V1 EN-US
SYMBOL-UU V1 EN-US
Measurement functions are used for power system measurement, supervision and reporting
to the local HMI, monitoring tool within PCM600 or to station level for example, via IEC 61850.
The possibility to continuously monitor measured values of active power, reactive power,
currents, voltages, frequency, power factor etc. is vital for efficient production, transmission
and distribution of electrical energy. It provides to the system operator fast and easy overview
of the present status of the power system. Additionally, it can be used during testing and
commissioning of protection and control IEDs in order to verify proper operation and
connection of instrument transformers (CTs and VTs). During normal service by periodic
comparison of the measured value from the IED with other independent meters the proper
operation of the IED analog measurement chain can be verified. Finally, it can be used to verify
proper direction orientation for distance or directional overcurrent protection function.
The available measured values from an IED are depending on the actual
hardware (TRM) and the logic configuration made in PCM600.
All measured values can be supervised with four settable limits that is, low-low limit, low limit,
high limit and high-high limit. A zero clamping reduction is also supported, that is, the
measured value below a settable limit is forced to zero which reduces the impact of noise in
the inputs.
Dead-band supervision can be used to report measured signal value to station level when
change in measured value is above set threshold limit or time integral of all changes since the
last time value updating exceeds the threshold limit. Measure value can also be based on
periodic reporting.
The measurement function, CVMMXN, provides the following power system quantities:
,
The measuring functions CMMXU, VMMXU and VNMMXU provide physical quantities:
It is possible to calibrate the measuring function above to get better then class 0.5
presentation. This is accomplished by angle and amplitude compensation at 5, 30 and 100% of
rated current and at 100% of rated voltage.
The power system quantities provided, depends on the actual hardware, (TRM)
and the logic configuration made in PCM600.
The measuring functions CMSQI and VMSQI provide sequence component quantities:
The available function blocks of an IED are depending on the actual hardware (TRM) and the
logic configuration made in PCM600.
CVMMXN
I3P* S
U3P* S_RANGE
P_INST
P
P_RANGE
Q_INST
Q
Q_RANGE
PF
PF_RANGE
ILAG
ILEAD
U
U_RANGE
I
I_RANGE
F
F_RANGE
IEC10000016-1-en.vsd
IEC10000016 V1 EN-US
CMMXU
I3P* IL1
IL1RANG
IL1ANGL
IL2
IL2RANG
IL2ANGL
IL3
IL3RANG
IL3ANGL
IEC05000699-2-en.vsd
IEC05000699 V2 EN-US
VMMXU
U3P* UL12
UL12RANG
UL12ANGL
UL23
UL23RANG
UL23ANGL
UL31
UL31RANG
UL31ANGL
IEC05000701-2-en.vsd
IEC05000701 V2 EN-US
CMSQI
I3P* 3I0
3I0RANG
3I0ANGL
I1
I1RANG
I1ANGL
I2
I2RANG
I2ANGL
IEC05000703-2-en.vsd
IEC05000703 V2 EN-US
VMSQI
U3P* 3U0
3U0RANG
3U0ANGL
U1
U1RANG
U1ANGL
U2
U2RANG
U2ANGL
IEC05000704-2-en.vsd
IEC05000704 V2 EN-US
VNMMXU
U3P* UL1
UL1RANG
UL1ANGL
UL2
UL2RANG
UL2ANGL
UL3
UL3RANG
UL3ANGL
IEC09000850-1-en.vsd
IEC09000850 V1 EN-US
18.1.4 Signals
PID-6713-INPUTSIGNALS v3
PID-6713-OUTPUTSIGNALS v3
PID-6735-INPUTSIGNALS v3
PID-6735-OUTPUTSIGNALS v3
PID-6738-INPUTSIGNALS v2
PID-6738-OUTPUTSIGNALS v2
PID-6736-INPUTSIGNALS v3
PID-6736-OUTPUTSIGNALS v3
PID-6739-INPUTSIGNALS v2
PID-6739-OUTPUTSIGNALS v2
PID-6737-INPUTSIGNALS v2
PID-6737-OUTPUTSIGNALS v2
The available setting parameters of the measurement function (MMXU, MSQI) are depending
on the actual hardware (TRM) and the logic configuration made in PCM600.
These six functions are not handled as a group, so parameter settings are only available in the
first setting group.
The following terms are used in the Unit and Description columns:
• UBase (UB): Base voltage in primary kV. This voltage is used as reference for voltage
setting. It can be suitable to set this parameter to the rated primary voltage supervised
object.
• IBase (IB): Base current in primary A. This current is used as reference for current setting.
It can be suitable to set this parameter to the rated primary current of the supervised
object.
• SBase (SB): Base setting for power values in MVA.
PID-6713-SETTINGS v3
PID-6735-SETTINGS v3
PID-6738-SETTINGS v2
PID-6736-SETTINGS v3
PID-6739-SETTINGS v2
PID-6737-SETTINGS v2
PID-6735-MONITOREDDATA v3
PID-6738-MONITOREDDATA v2
PID-6736-MONITOREDDATA v3
PID-6739-MONITOREDDATA v2
PID-6737-MONITOREDDATA v2
The protection, control, and monitoring IEDs have functionality to measure and further
process information for currents and voltages obtained from the pre-processing blocks. The
number of processed alternate measuring quantities depends on the type of IED and built-in
options.
The information on measured quantities is available for the user at different locations:
• Overfunction, when the measured quantity exceeds the High limit (XHiLim) or High-high
limit (XHiHiLim) pre-set values
• Underfunction, when the measured quantity decreases under the Low limit (XLowLim) or
Low-low limit (XLowLowLim) pre-set values.
X_RANGE = 3
High-high limit
X_RANGE= 1 Hysteresis
High limit
X_RANGE=0
X_RANGE=0 t
Low limit
X_RANGE=2
Low-low limit
X_RANGE=4
IEC05000657-3-en.vsdx
IEC05000657 V3 EN-US
The logical value of the functional output signals changes according to figure 584.
The user can set the hysteresis (XLimHyst), which determines the difference between the
operating and reset value at each operating point, in wide range for each measuring channel
separately. The hysteresis is common for all operating values within one channel.
In addition to the normal cyclic reporting the IED also report spontaneously when measured
value passes any of the defined threshold limits.
Y
Value Reported Value Reported
Value Reported Value Reported
(1st)
Y3 Value Reported
Y2 Y4
Y1 Y5
t
Value 1
Value 2
Value 3
Value 4
Value 5
IEC05000500 V2 EN-US
Value Reported
Y
IEC99000529-2-en.vsdx
IEC99000529 V2 EN-US
The last value reported, Y1 in figure 587 serves as a basic value for further measurement. A
difference is calculated between the last reported and the newly measured value and is
multiplied by the time increment (discrete integral). The absolute values of these integral
values are added until the pre-set value is exceeded. This occurs with the value Y2 that is
reported and set as a new base for the following measurements (as well as for the values Y3,
Y4 and Y5).
The integral dead-band supervision is particularly suitable for monitoring signals with small
variations that can last for relatively long periods.
Y A1 >=
A >= pre-set value
A2 >=
pre-set value pre-set value
Y3 A3 + A4 + A5 + A6 + A7 >=
pre-set value
Y2 A1 A2
A4 A6
Value Reported Y4 A3 A5 A7
Value
(1st) Value
A Reported Y5
Reported Value
Reported Value
Y1 Reported
t
IEC99000530-2-en.vsdx
IEC99000530 V2 EN-US
Additionally, if a measuring value has changed from the last reported value, and the change is
larger than ±ΔY predefined limits that are set by user (XDbRepInt), then the measuring channel
reports the new value to a higher level immediately irrespective of cyclic trigger. See Figure
588 for example.
Value
Value
Reported
Y5
Y6
Y’ -ΔY
+ΔY
Y1 Y7
Y2 Y4 Y”
Y3
Δt Δt Δt Δt Δt Δt
Time
IEC16000109-1-en.vsdx
IEC16000109 V1 EN-US
Figure 588: Example of value reporting in mode dead band and xx cyclic (xx : 5 sec , 30
sec, 1 min)
Set value Formula used for complex, Formula used for voltage Comment
for three-phase power calculation and current magnitude
parameter calculation
“Mode”
1 L1, L2, L3 Used when three phase-to-
* * *
S = U L1 × I L1 + U L 2 × I L 2 + U L 3 × I L 3 U = ( U L1 + U L 2 + U L 3 ) / 3 earth voltages are available
EQUATION1385 V1 EN-US (Equation 187) I = ( I L1 + I L 2 + I L 3 ) / 3
It shall be noted that only in the first two operating modes that is, 1 & 2 the measurement
function calculates the three-phase power accurately. In other operating modes that is, from 3
to 9 it calculates the three-phase power under assumption that the power system is fully
symmetrical. Once the complex apparent power is calculated then the P, Q, S, & PF are
calculated in accordance with the following formulas:
P = Re( S )
EQUATION1403 V1 EN-US (Equation 205)
Q = Im( S )
EQUATION1404 V1 EN-US (Equation 206)
S = S = P2 + Q2
EQUATION1405 V1 EN-US (Equation 207)
PF = cosj = P
S
EQUATION1406 V1 EN-US (Equation 208)
Additionally to the power factor value, the two binary output signals from the function are
provided which indicates the angular relationship between the current and voltage phasors.
Binary output signal ILAG is set TRUE when current phasor is lagging behind voltage phasor.
Binary output signal ILEAD is set TRUE when current phasor is leading the voltage phasor.
Each analogue output has a corresponding supervision level output (X_RANGE). The output
signal is an integer in the interval 0-4, see section "Measurement supervision".
IEC05000652 V2 EN-US
X = k × X Old + (1 - k ) × X Calculated
EQUATION1407 V1 EN-US (Equation 209)
where:
X is a new measured value (that is P, Q, S, U, I or PF) to be given out from the function
XOld is the measured value given from the measurement function in previous execution cycle
k is settable parameter by the end user which influence the filter properties
Default value for parameter k is 0.00. With this value the new calculated value is immediately
given out without any filtering (that is, without any additional delay). When k is set to value
bigger than 0, the filtering is enabled. Appropriate value of k shall be determined separately
for every application. Some typical value for k =0.14.
measurement is forced to zero automatically the measured values for power (P, Q and S) and
power factor are forced to zero as well. Since the measurement supervision functionality,
included in CVMMXN, is using these values the zero clamping will influence the subsequent
supervision (observe the possibility to do zero point clamping within measurement
supervision, see section "Measurement supervision").
Directionality SEMOD54417-256 v7
If CT earthing parameter is set as described in section "Analog inputs", active and reactive
power will be always measured towards the protected object. This is shown in the following
figure 590.
Busbar
IED
P Q
Protected
Object
IEC09000038-1-en.vsd
IEC09000038-1-EN V1 EN-US
In some application, for example, when power is measured on the secondary side of the power
transformer it might be desirable, from the end client point of view, to have actually opposite
directional convention for active and reactive power measurements. This can be easily
achieved by setting parameter PowAngComp to value of 180.0 degrees. With such setting the
active and reactive power will have positive values when they flow from the protected object
towards the busbar.
Frequency SEMOD54417-261 v2
Frequency is actually not calculated within measurement block. It is simply obtained from the
pre-processing block and then just given out from the measurement block as an output.
The Phase current measurement (CMMXU) function must be connected to three-phase current
input in the configuration tool to be operable. Currents handled in the function can be
calibrated to get better then 0.5 class measuring accuracy for internal use, on the outputs and
IEC 61850. This is achieved by amplitude and angle compensation at 5, 30 and 100% of rated
current. The compensation below 5% and above 100% is constant and linear in between, see
figure 589.
Phase currents (amplitude and angle) are available on the outputs and each amplitude output
has a corresponding supervision level output (ILx_RANG). The supervision output signal is an
integer in the interval 0-4, see section "Measurement supervision".
The voltage function must be connected to three-phase voltage input in the configuration tool
to be operable. Voltages are handled in the same way as currents when it comes to class 0.5
calibrations, see above.
The voltages (phase-to-earth or phase-to-phase voltage, amplitude and angle) are available on
the outputs and each amplitude output has a corresponding supervision level output
(ULxy_RANG). The supervision output signal is an integer in the interval 0-4, see
section "Measurement supervision".
Positive, negative and three times zero sequence quantities are available on the outputs
(voltage and current, amplitude and angle). Each amplitude output has a corresponding
supervision level output (X_RANGE). The output signal is an integer in the interval 0-4, see
section "Measurement supervision".
GUID-5E04B3F9-E1B7-4974-9C0B-DE9CD4A2408F v6
GUID-374C2AF0-D647-4159-8D3A-71190FE3CFE0 v5
GUID-9B8A7FA5-9C98-4CBD-A162-7112869CF030 v5
GUID-47094054-A828-459B-BE6A-D7FA1B317DA7 v6
GUID-ED634B6D-9918-464F-B6A4-51B78129B819 v6
18.2.1 Identification
GUID-AD96C26E-C3E5-4B21-9ED6-12E540954AC3 v4
Insulation supervision for gas medium (SSIMG) is used for monitoring the circuit breaker
condition. Binary information based on the gas pressure in the circuit breaker is used as input
signals to the function. In addition, the function generates alarms based on received
information.
SSIMG
BLOCK LOCKOUT
BLKALM PRESLO
SENPRES TEMPLO
SENTEMP ALARM
SENPRESALM PRESALM
SENPRESLO TEMPALM
SETPLO PRESSURE
SETTLO TEMP
RESETLO
IEC09000129-2-en.vsdx
IEC09000129 V2 EN-US
18.2.4 Signals
GUID-89749F71-CAEB-4A57-A1F0-148CCF68E97E v2
PID-6950-INPUTSIGNALS v6
PID-6950-OUTPUTSIGNALS v6
18.2.5 Settings
PID-6950-SETTINGS v6
Gas medium supervision SSIMG is used to monitor the gas pressure in the circuit breaker.
Binary inputs of gas density SENPRESALM, SENPRESLO, and gas pressure signal SENPRES, are
taken into account to initiate the alarm PRESALM and the lockout PRESLO. When SENPRES is
less than PresAlmLimit or binary signal from CB SENPRESALM is high, the gas pressure alarm
PRESALM will be initiated. Similarly, if pressure input SENPRES is less than PresLOLimit or
binary signal from CB SENPRESLO is high, PRESLO will be initiated.
There may be sudden change in pressure of the gas for a very small time, for which the
function need not to initiate any alarm. To avoid the intermittent alarm, two time delays
tPressureAlarm or tPressureLO have been included. If the pressure goes below the settings for
more than these time delays, the corresponding alarm PRESALM or lockout PRESLO will be
initiated. The SETPLO binary input is used for setting the gas pressure lockout PRESLO. The
PRESLO output retains the last value until it is reset by using the binary input RESETLO. The
binary input BLKALM can be used to block the alarms, and the BLOCK input can block both
alarm and the lockout indications.
Temperature of the medium is available from the input signal of temperature. The signal is
monitored to detect high temperature.
There may be sudden change in temperature of the medium for a very small time, for which the
function need not to initiate any alarm. To avoid the intermittent alarm, two time delays
tTempAlarm or tTempLockOut have been included. If the temperature goes above the settings
for more than these time delays, the corresponding alarm TEMPALM or lockout TEMPLO will be
initiated. The SETTLO binary input is used for setting the temperature lockout TEMPLO. The
TEMPLO output retains the last value until it is reset by using the binary input RESETLO. The
binary input BLKALM can be used to block the alarms, and the BLOCK input can block both
alarm and the lockout indications.
The output ALARM goes high if the pressure alarm condition or the temperature alarm
condition exists inside the circuit breaker. The output ALARM can be blocked by activating
BLOCK or BLKALM inputs.
The output LOCKOUT goes high if the pressure lockout condition or the temperature lockout
condition exists inside the circuit breaker and it resets by using the binary input RESETLO. The
output LOCKOUT can be blocked by activating BLOCK input.
18.3.1 Identification
GUID-4CE96EF6-42C6-4F2E-A190-D288ABF766F6 v3
Insulation supervision for liquid medium (SSIML) is used for monitoring the oil insulated device
condition. For example, transformers, shunt reactors, and so on. Binary information based on
the oil level in the oil insulated devices are used as input signals to the function. In addition,
the function generates alarms based on the received information.
SSIML
BLOCK LOCKOUT
BLKALM LVLLO
SENLEVEL TEMPLO
SENTEMP ALARM
SENLVLALM LVLALM
SENLVLLO TEMPALM
SETLLO LEVEL
SETTLO TEMP
RESETLO
IEC09000128-2-en.vsdx
IEC09000128 V2 EN-US
18.3.4 Signals
GUID-0C378BB3-2104-417F-94B5-16EFC55151FE v2
PID-6951-INPUTSIGNALS v7
PID-6951-OUTPUTSIGNALS v7
18.3.5 Settings
PID-6951-SETTINGS v7
Liquid medium supervision SSIML is used to monitor the oil level in the oil insulated devices.
Binary inputs of oil level SENLVLALM, SENLVLLO and oil level signal SENLEVEL are taken into
account to initiate the alarm LVLALM and the lockout LVLLO. When SENLEVEL is less than
LevelAlmLimit or binary signal from oil insulated device SENLVLALM is high, the oil level
indication alarm LVLALM will be initiated. Similarly, if oil level input SENLEVEL is less than
LevelLOLimit or binary signal from oil insulated device SENLVLLO is high, the oil level
indication lockout LVLLO will be initiated.
There may be sudden change in oil level for a very small time, for which the function need not
to initiate any alarm. To avoid the intermittent alarm, two time delays tLevelAlarm or
tLevelLockOut have been included. If the oil level goes below the settings for more than these
time delays, the corresponding alarm LVLALM or lockout LVLLO will be initiated. The SETLLO
binary input is used for setting the liquid level lockout LVLLO. The LVLLO output retains the
last value until it is reset by using the binary input RESETLO. The binary input BLKALM can be
used for blocking the alarms, and the BLOCK input can block both alarms and the lockout
indication.
Temperature of the medium is available from the input signal of temperature. The signal is
monitored to detect high temperature.
There may be sudden change in temperature of the medium for a very small time, for which the
function need not to initiate any alarm. To avoid the intermittent alarm, two time delays
tTempAlarm or tTempLockOuthave been included. If the temperature goes above the settings
for more than these time delays, the corresponding alarm TEMPALM or lockout TEMPLO will be
initiated. The SETTLO binary input is used for setting the temperature lockout TEMPLO. The
TEMPLO output retains the last value until it is reset by using the binary input RESETLO. The
binary input BLKALM can be used for blocking the alarms, and the BLOCK input can block both
alarm and the lockout indications.
The output ALARM goes high if the level alarm condition or the temperature alarm condition
exists in the oil insulated devices. The output ALARM can be blocked by activating BLOCK or
BLKALM inputs.
The output LOCKOUT goes high if the pressure lockout condition or the temperature lockout
condition exists in the oil insulated devices and it resets by using the binary input RESETLO.
The output LOCKOUT can be blocked by activating BLOCK input.
The circuit breaker condition monitoring function (SSCBR) is used to monitor different
parameters of the breaker condition. The breaker requires maintenance when the number of
operations reaches a predefined value. For a proper functioning of the circuit breaker, it is
essential to monitor the circuit breaker operation, spring charge indication or breaker wear,
travel time, number of operation cycles and estimate the accumulated energy during arcing
periods.
SSCBR
I3P* OPENPOS
BLOCK CLOSEPOS
BLKALM INVDPOS
TRIND TRCMD
POSOPEN TRVTOPAL
POSCLOSE TRVTCLAL
PRESALM OPERALM
PRESLO OPERLO
SPRCHRST CBLIFEAL
SPRCHRD MONALM
RSTCBWR IPOWALPH
RSTTRVT IPOWLOPH
RSTIPOW SPCHALM
RSTSPCHT GPRESALM
GPRESLO
IEC13000231-2-en.vsd
IEC13000231 V2 EN-US
18.4.4 Signals
PID-3267-INPUTSIGNALS v10
PID-3267-OUTPUTSIGNALS v10
18.4.5 Settings
PID-3267-SETTINGS v10
The breaker monitoring function includes metering and monitoring subfunctions. The
subfunctions can be enabled and disabled with the Operation setting. The corresponding
parameter values are On and Off.
The operation of the subfunctions is described by the module diagram as shown in figure 594.
All the modules in the diagram are explained in subsequent sections.
I3P-ILRMSPH
POSCLOSE TTRVOP
POSOPEN CB Contact Travel TTRVCL
BLOCK Time TRVTOPAL
BLKALM TRVTCLAL
RSTTRVT
OPENPOS
CB Status CLOSEPOS
INVDPOS
CBLIFEAL
Remaining Life of CB
CBLIFEPH
RSTCBWR
TRCMD
Accumulated IPOWALPH
energy
I3P-IL IPOWLOPH
TRIND
IPOWPH
RSTIPOW
CB Operation OPERALM
Cycles NOOPER
CB Operation MONALM
Monitoring INADAYS
SPCHALM
SPRCHRST CB Spring Charge SPCHT
SPRCHRD Monitoring
RSTSPCHT
The circuit breaker contact travel time sub function calculates the breaker contact travel time
for opening and closing operations. The operation of the breaker contact travel time
measurement is described in figure595.
POSCLOSE TTRVOP
Contact travel
POSOPEN time TTRVCL
calculation
RSTTRVT
TRVTOPAL
Alarm limit
BLOCK check TRVTCLAL
BLKALM
IEC12000615-2-en.vsd
IEC12000615 V2 EN-US
Figure 595: Functional module diagram for circuit breaker contact travel time
Main Contact
1
0
POSCLOSE
POSOPEN
1
t1 tOpen t2 t3 tClose t4
IEC12000616 V2 EN-US
The last measured opening travel time (TTRVOP) and the closing travel time (TTRVCL) are given
as service values.
The values can be reset using the Clear menu on the LHMI or by activation the input RSTCBWR.
It is also possible to block the TRVTCLAL and TRVTOPAL alarm signals by activating the BLKALM
input.
The circuit breaker status subfunction monitors the position of the circuit breaker, that is,
whether the breaker is in the open, closed or error position. The operation is described in
figure 597.
Phase current
I3P-ILRMSPH
check
OPENPOS
Contact
POSCLOSE position CLOSEPOS
indicator
POSOPEN INVDPOS
IEC12000613-3-en.vsd
IEC12000613 V3 EN-US
Figure 597: Functional module diagram for monitoring circuit breaker status
The status of the breaker is indicated with the binary outputs OPENPOS, CLOSEPOS and
INVDPOS for open, closed and error position respectively.
The Remaining life of circuit breaker subfunction is used to give an indication on the wear and
tear of the circuit breaker. Every time the breaker operates, the life of the circuit breaker
reduces due to wear. The breaker wear depends on the interrupted current. The remaining life
of the breaker is estimated from the circuit breaker trip curve provided by the manufacturer.
The remaining life is decreased by at least one when the circuit breaker is opened. The
operation of the remaining life of circuit breaker subfunction is described in figure 598.
I3P-ILRMSPH
CB remaining CBLIFEPH
POSCLOSE life estimation
RSTCBWR
Alarm limit
BLOCK CBLIFEAL
Check
BLKALM
IEC12000620-3-en.vsd
IEC12000620 V3 EN-US
Figure 598: Functional module diagram for estimating the life of the circuit breaker
It is possible to deactivate the CBLIFEAL alarm signal by activating the binary input BLKALM.
The old circuit breaker operation counter value can be used by adding the value to the
InitCBRemLife parameter. The value can be reset using the Clear menu from LHMI or by
activating the input RSTCBWR.
The Accumulated energy subfunction calculates the accumulated energy (Iyt) based on current
samples, where the setting CurrExponent (y) ranges from 0.5 to 3.0. The operation is
described in figure 599.
The TRCMD output is enabled when either of the trip indications from the trip coil circuit TRIND
is high or the breaker status is OPENPOS.
I3P-IL
TRCMD
I3P-ILRMSPH Accumulated
POSCLOSE energy
calculation IPOWPH
TRIND
LRSTIPOW
IPOWALPH
Alarm limit
BLOCK Check IPOWLOPH
BLKALM
IEC12000619-3-en.vsd
IEC12000619 V3 EN-US
The calculation is initiated with the POSCLOSE or TRIND input events. It ends when the RMS
current is lower than the AccStopCurr setting.
The ContTrCorr setting is used to determine the accumulated energy in relation to the time
the main contact opens. If the setting is positive, the calculation of energy starts after the
auxiliary contact has opened and the delay equal to the value of the ContTrCorr setting has
passed. When the setting is negative, the calculation starts in advance by the correction time
in relation to when the auxiliary contact opened.
open open
POSCLOSE 1 POSCLOSE 1
0 0
Energy Energy
Accumulation Accumulation
starts starts
ContTrCorr ContTrCorr
(Negative) (Positive)
IEC12000618_1_en.vsd
IEC12000618 V1 EN-US
The accumulated energy output IPOWPH is provided as a service value. The value can be reset
by enabling RSTIPOW through LHMI or by activating the input RSTIPOW.
IPOWLOPH is activated when the accumulated energy exceeds the limit of the LOAccCurrPwr
setting.
The IPOWALPH and IPOWLOPH outputs can be blocked by activating the binary input BLKALM.
The circuit breaker operation cycles subfunction counts the number of closing-opening
sequences of the breaker. The operation counter value is updated after each closing-opening
sequence. The operation is described in figure601.
POSCLOSE
Operation
POSOPEN NOOPER
counter
RSTCBWR
OPERALM
Alarm limit
BLOCK
Check
OPERLO
BLKALM
IEC12000617 V2 EN-US
Figure 601: Functional module diagram for circuit breaker operation cycles
Operation counter
The operation counter counts the number of operations based on the state of change of the
auxiliary contact inputs POSCLOSE and POSOPEN.
The number of operations NOOPER is given as a service value. The old circuit breaker
operation counter value can be used by adding the value to the InitCounterVal parameter and
can be reset by Clear CB wear in the Clear menu on the LHMI or activating the input RSTCBWR.
If the number of operations increases and exceeds the limit value set with the OperLOLevel
setting, the OPERLO output is activated.
The binary outputs OPERALM and OPERALO are deactivated when the BLKALM input is activated.
The circuit breaker operation monitoring subfunction indicates the inactive days of the circuit
breaker and gives an alarm when the number of days exceed the set level. The operation of the
circuit breaker operation monitoring is shown in figure 602.
POSCLOSE
Inactive timer INADAYS
POSOPEN
Figure 602: Functional module diagram for circuit breaker operation monitoring
Inactive timer
The Inactive timer module calculates the number of days the circuit breaker has remained in
the same open or closed state. The value is calculated by monitoring the states of the POSOPEN
and POSCLOSE auxiliary contacts.
The number of inactive days INADAYS is available as a service value. The initial number of
inactive days is set using the InitInactDays parameter.
The circuit breaker spring charge monitoring subfunction calculates the spring charging time.
The operation is described in figure 603.
SPRCHRST
Spring charging
SPRCHRD time SPCHT
measurement
RSTSPCHT
Alarm limit
BLOCK SPCHALM
Check
BLKALM
IEC12000621 V2 EN-US
Figure 603: Functional module diagram for circuit breaker spring charge indication
The binary input SPRCHRST indicates the start of circuit breaker spring charging time.
SPRCHRD indicates that the circuit breaker spring is charged. The spring charging time is
calculated from the difference of these two signal timings. Spring charging indication is
described in figure 603.
The last measured spring charging time SPCHT is provided as a service value. The spring
charging time SPCHT can be reset on the LHMI or by activating the input RSTSPCHT.
It is possible to block the SPCHALM alarm signal by activating the BLKALM binary input.
The circuit breaker gas pressure indication subfunction monitors the gas pressure inside the
arc chamber. The operation is described in figure 604.
PRESALM
tDGasPresAlm
BLOCK AND t GPRESALM
BLKALM
tDGasPresLO
PRESLO AND t GPRESLO
IEC12000622 V3 EN-US
Figure 604: Functional module diagram for circuit breaker gas pressure indication
When the PRESALM binary input is activated, the GPRESALM output is activated after a time
delay set with the tDGasPresAlm setting. The GPRESALM alarm can be blocked by activating the
BLKALM input.
If the pressure drops further to a very low level, the PRESLO binary input goes high, activating
the lockout alarm GPRESLO after a time delay set with the tDGasPresLO setting. The GPRESLO
alarm can be blocked by activating the BLKALM input.
The binary input BLOCK can be used to block the function. The activation of the BLOCK input
deactivates all outputs and resets internal timers. The alarm signals from the function can be
blocked by activating the binary input BLKALM.
18.5.1 Identification
SEMOD167950-2 v2
When using a Substation Automation system with LON or SPA communication, time-tagged
events can be sent at change or cyclically from the IED to the station level. These events are
created from any available signal in the IED that is connected to the Event function (EVENT).
The EVENT function block is used for LON and SPA communication.
Analog, integer and double indication values are also transferred through the EVENT function.
EVENT
BLOCK
^INPUT1
^INPUT2
^INPUT3
^INPUT4
^INPUT5
^INPUT6
^INPUT7
^INPUT8
^INPUT9
^INPUT10
^INPUT11
^INPUT12
^INPUT13
^INPUT14
^INPUT15
^INPUT16
IEC05000697-2-en.vsd
IEC05000697 V2 EN-US
PID-4145-INPUTSIGNALS v6
PID-4145-SETTINGS v6
The main purpose of the Event function (EVENT) is to generate events when the state or value
of any of the connected input signals is in a state, or is undergoing a state transition, for which
event generation is enabled.
Each EVENT function has 16 inputs INPUT1 - INPUT16. Each input can be given a name from the
Application Configuration tool. The inputs are normally used to create single events, but are
also intended for double indication events. For double indications, only the first eight inputs,
1–8, must be used. Inputs 9–16 can be used for other types of events in the same EVENT block.
The EVENT function also has an input BLOCK to block the generation of events.
Events that are sent from the IED can originate from both internal logical signals and binary
input channels. The internal signals are time-tagged in the main processing module, while the
binary input channels are time-tagged directly on the input module. Time-tagging of the
events that are originated from internal logical signals have a resolution corresponding to the
execution cycle-time of the source application. Time-tagging of the events that are originated
from binary input signals have a resolution of 1 ms.
The outputs from the EVENT function are formed by the reading of status, events and alarms
by the station level on every single input. The user-defined name for each input is intended to
be used by the station level.
All events according to the event mask are stored in a buffer, which contains up to 1000
events. If new events appear before the oldest event in the buffer is read, the oldest event is
overwritten and an overflow alarm appears.
Events are produced according to set event masks. The event masks are treated commonly for
both the LON and SPA communication. An EventMask can be set individually for each input
channel. These settings are available:
• NoEvents
• OnSet
• OnReset
• OnChange
• AutoDetect
It is possible to define which part of the EVENT function generates the events. This can be
performed individually for communication types SPAChannelMask and LONChannelMask. For
each communication type these settings are available:
• Off
• Channel 1-8
• Channel 9-16
• Channel 1-16
For LON communication, events are normally sent to station level at change. It is also possible
to set a time for cyclic sending of the events individually for each input channel.
To protect the SA system from signals with a high change rate that can easily saturate the
EVENT function or the communication subsystems behind it, a quota limiter is implemented. If
an input creates events at a rate that completely consume the granted quota then further
events from the channel will be blocked. This block will be removed when the input calms down
and the accumulated quota reach 66% of the maximum burst quota. The maximum burst
quota per input channel is 45 events per second.
18.6.1 Identification
M16055-1 v9
Complete and reliable information about disturbances in the primary and/or in the secondary
system together with continuous event-logging is accomplished by the disturbance report
functionality.
Disturbance report (DRPRDRE), always included in the IED, acquires sampled data of all
selected analog input and binary signals connected to the function block with a maximum of
40 analog and 352 binary signals.
• Event list
• Indications
• Event recorder
• Trip value recorder
• Disturbance recorder
• Fault locator
• Settings information
Every disturbance report recording is saved in the IED in the standard Comtrade format as a
reader file HDR, a configuration file CFG, and a data file DAT. The same applies to all events,
which are continuously saved in a ring-buffer. The local HMI is used to get information about
the recordings. The disturbance report files can be uploaded to PCM600 for further analysis
using the disturbance handling tool.
M12510-3 v3
DRPRDRE
DRPOFF
RECSTART
RECMADE
CLEARED
MEMUSED
IEC05000406-3-en.vsd
IEC05000406 V3 EN-US
A4RADR
^INPUT31
^INPUT32
^INPUT33
^INPUT34
^INPUT35
^INPUT36
^INPUT37
^INPUT38
^INPUT39
^INPUT40
IEC05000431-3-en.vsd
IEC05000431 V3 EN-US
B1RBDR
^INPUT1
^INPUT2
^INPUT3
^INPUT4
^INPUT5
^INPUT6
^INPUT7
^INPUT8
^INPUT9
^INPUT10
^INPUT11
^INPUT12
^INPUT13
^INPUT14
^INPUT15
^INPUT16
IEC05000432-3-en.vsd
IEC05000432 V3 EN-US
Figure 608: B1RBDR function block, binary inputs, example for B1RBDR - B22RBDR
18.6.4 Signals
PID-3949-OUTPUTSIGNALS v2
GUID-D025D5D9-A0F3-4A00-891A-63AD5F609A77
PID-4017-INPUTSIGNALS v6
v3
PID-3798-INPUTSIGNALS v6
GUID-D3A8067F-80F8-4174-BD2D-4C43F4B99020 v3
B2RBDR to B22RBDR functions have the same input signal specifications as B1RBDR but with
different numbering:
18.6.5 Settings
PID-7068-SETTINGS v1
GUID-E05EEC82-CB90-4E73-B9C9-4C16FD95FCBF v1
A2RADR to A4RADR functions have the same Non group settings (basic) as A1RADR but with
different numbering:
A2RADR to A4RADR functions have the same Non group settings (advanced) as A1RADR but
with different numbering (examples given in brackets):
PID-3798-SETTINGS v6
GUID-8702C5B9-05A3-4E61-8952-C66483FFDFE2 v4
B2RBDR to B22RBDR functions have the same Non group settings (basic) as B1RBDR but with
different numbering (examples given in brackets):
B2RBDR to B22RBDR functions have the same Non group settings (advanced) as B1RBDR but
with different numbering (examples given in brackets):
Figure 609 shows the relations between Disturbance Report, included functions and function
blocks. Event list (EL), Event recorder (ER) and Indications (IND) uses information from the
binary input function blocks (BxRBDR).Trip value recorder (TVR) uses analog information from
the analog input function blocks (AxRADR) which is used by FL after estimation by TVR.
Disturbance recorder DRPRDRE acquires information from both AxRADR and BxRBDR.
DRPRDRE FL
Analog signals
Trip value rec Fault locator
BxRBDR Disturbance
recorder
Binary signals
Event list
Event recorder
Indications
IEC09000336-3-en.vsdx
IEC09000336 V3 EN-US
Disturbance report
General dist.
Trip Event Disturbance
Information & Setting Indications Fault locator Event list
values recordings recording
infotrmation
IEC05000125-2-en.vsdx
IEC05000125 V2 EN-US
for the recording times definition). Figure 611 shows the number of recordings versus the total
recording time tested for a typical configuration. In a 50 Hz system, it is possible to record 100
disturbance recordings where the average recording time for each disturbance recording file
is 3.4 seconds with 40 analog and 96 binary signals in each recording. The memory limit does
not affect the rest of the disturbance recordings report (Event list (EL), Event recordings (ER),
Indications (IND) and Trip value recordings (TVR)).
Number of recordings
100
3,4 s
80 3,4 s 20 analog
96 binary
40 analog
96 binary
60 6,3 s
6,3 s
6,3 s 50 Hz
40
60 Hz
Total recording time
en05000488.vsd
IEC05000488 V1 EN-US
Figure 611: Example of number of recordings versus the total recording time
The IED flash disk should NOT be used to store any user files. This might cause
disturbance recordings to be deleted due to lack of disk space.
During post processing of the disturbance record, the header file is updated with a section
called Settings . Settings has complete setting values of the configured components that are
read during the trigger time. The setting values, runtime status and the behavior of each
component are compared between the trigger and the post processing time. If there are any
differences, then it will be added in the header file under section Changed_settings.
In the HDR file, section tag Settings has an attribute tag called function which includes
parameters that are grouped based on the function instance. The function tag has content
called name which is the function name provided together with the user-defined name in
brackets similar to the HMI. Status content will indicate the runtime status of the function and
beh content will indicate the IEC61850 behavior of the components, if supported. Non runtime
components will not have status and beh tag contents.
Parameters of the function are listed as a child tag Set with contents name, value and unit:
The changed_settings attribute tag is similar to the settings section. It contains functions
which have changes in parameter value or runtime status or IEC61850 behavior when
compared with trigger and post-processing settings values.
Trig point
TimeLimit
PreFaultRecT PostFaultRecT
1 2 3
en05000487.vsd
IEC05000487 V1 EN-US
PreFaultRecT, 1 Pre-fault or pre-trigger recording time. The time before the fault including the operate time
of the trigger. Use the setting PreFaultRecT to set this time.
tFault, 2 Fault time of the recording. The fault time cannot be set. It continues as long as any valid
trigger condition, binary or analog, persists (unless limited by TimeLimit the limit time).
PostFaultRecT, 3 Post fault recording time. The time the disturbance recording continues after all activated
triggers are reset. Use the setting PostFaultRecT to set this time.
TimeLimit Limit time. The maximum allowed recording time after the disturbance recording was
triggered. The limit time is used to eliminate the consequences of a trigger that does not
reset within a reasonable time interval. It limits the maximum recording time of a recording
and prevents subsequent overwriting of already stored disturbances. Use the setting
TimeLimit to set this time.
SMAI A1RADR
Block AI3P A2RADR
^GRP2L1 AI1 INPUT1 A3RADR
External
analogue ^GRP2L2 AI2 INPUT2
signals ^GRP2L3 AI3 INPUT3
^GRP2N AI4 INPUT4
Type AIN INPUT5
INPUT6
...
A4RADR
INPUT31
INPUT32
INPUT33
Internal analogue signals INPUT34
INPUT35
INPUT36
...
INPUT40
IEC10000029-1-en.vsd
IEC10000029 V1 EN-US
If the IED is preconfigured the only tool needed for analog configuration of the Disturbance
report is the Signal Matrix Tool (SMT, external signal configuration). In case of modification of
a preconfigured IED or general internal configuration the Application Configuration tool within
PCM600 is used.
The preprocessor function block (SMAI) calculates the residual quantities in cases where only
the three phases are connected (AI4-input not used). SMAI makes the information available as
a group signal output, phase outputs and calculated residual output (AIN-output). In situations
where AI4-input is used as an input signal the corresponding information is available on the
non-calculated output (AI4) on the SMAI function block. Connect the signals to the AxRADR
accordingly.
For each of the analog signals, Operation = On means that it is recorded by the disturbance
recorder. The trigger is independent of the setting of Operation, and triggers even if operation
is set to Off. Both undervoltage and overvoltage can be used as trigger conditions. The same
applies for the current signals.
If Operation = Off, no waveform (samples) will be recorded and reported in graph. However,
Trip value, pre-fault and fault value will be recorded and reported. The input channel can still be
used to trig the disturbance recorder.
If Operation = On, waveform (samples) will also be recorded and reported in graph.
The analog signals are presented only in the disturbance recording, but they affect the entire
disturbance report when being used as triggers.
Each of the 352 signals can be selected as a trigger of the disturbance report (Operation = On).
A binary signal can be selected to activate the red LED on the local HMI (SetLED = On).
The selected signals are presented in the event recorder, event list and the disturbance
recording. But they affect the whole disturbance report when they are used as triggers. The
indications are also selected from these 352 signals with local HMI IndicationMask = Show/
Hide.
• Manual trigger
• Binary-signal trigger
• Analog-signal trigger (over/under function)
The check of the trigger condition is based on peak-to-peak values. When this is found, the
absolute average value of these two peak values is calculated. If the average value is above the
threshold level for an overvoltage or overcurrent trigger, this trigger is indicated with a greater
than (>) sign with the user-defined name.
If the average value is below the set threshold level for an undervoltage or undercurrent
trigger, this trigger is indicated with a less than (<) sign with its name. The procedure is
separately performed for each channel.
This method of checking the analog start conditions gives a function which is insensitive to DC
offset in the signal. The operate time for this start is typically in the range of one cycle, 20 ms
for a 50 Hz network.
All under/over trig signal information is available on the local HMI and PCM600.
The Logical signal status report (BINSTATREP) function makes it possible for a SPA master to
poll signals from various other functions.
BINSTATREP
BLOCK OUTPUT1
^INPUT1 OUTPUT2
^INPUT2 OUTPUT3
^INPUT3 OUTPUT4
^INPUT4 OUTPUT5
^INPUT5 OUTPUT6
^INPUT6 OUTPUT7
^INPUT7 OUTPUT8
^INPUT8 OUTPUT9
^INPUT9 OUTPUT10
^INPUT10 OUTPUT11
^INPUT11 OUTPUT12
^INPUT12 OUTPUT13
^INPUT13 OUTPUT14
^INPUT14 OUTPUT15
^INPUT15 OUTPUT16
^INPUT16
IEC09000730-1-en.vsd
IEC09000730 V1 EN-US
18.7.4 Signals
PID-4144-INPUTSIGNALS v6
PID-4144-OUTPUTSIGNALS v6
18.7.5 Settings
PID-4144-SETTINGS v6
The Logical signal status report (BINSTATREP) function has 16 inputs and 16 outputs. The
output status follows the inputs and can be read from the local HMI or via SPA communication.
When an input is set, the respective output is set for a user defined time. If the input signal
remains set for a longer period, the output will remain set until the input signal resets.
INPUTn
OUTPUTn
t t
IEC09000732-1-en.vsd
IEC09000732 V1 EN-US
18.8.1 Identification
SEMOD113212-2 v3
The current and voltage measurements functions (CVMMXN, CMMXU, VMMXU and VNMMXU),
current and voltage sequence measurement functions (CMSQI and VMSQI) and IEC 61850
generic communication I/O functions (MVGAPC) are provided with measurement supervision
functionality. All measured values can be supervised with four settable limits: low-low limit,
low limit, high limit and high-high limit. The measure value expander block (RANGE_XP) has
been introduced to enable translating the integer output signal from the measuring functions
to 5 binary signals: below low-low limit, below low limit, normal, above high limit or above
high-high limit. The output signals can be used as conditions in the configurable logic or for
alarming purpose.
RANGE_XP
RANGE* HIGHHIGH
HIGH
NORMAL
LOW
LOWLOW
IEC05000346-2-en.vsd
IEC05000346 V2 EN-US
PID-3819-INPUTSIGNALS v5
PID-3819-OUTPUTSIGNALS v5
The input signal must be connected to a range output of a measuring function block
(CVMMXN, CMMXU, VMMXU, VNMMXU, CMSQI, VMSQ or MVGAPC). The function block converts
the input integer value to five binary output signals according to table 853.
18.9.1 Identification
M14892-1 v3
The accurate fault locator is an essential component to minimize the outages after a
persistent fault and/or to pin-point a weak spot on the line.
The fault locator is an impedance measuring function giving the distance to the fault in km,
miles or % of line length. The main advantage is the high accuracy achieved by compensating
for load current and for the mutual zero-sequence effect on double circuit lines.
The compensation includes setting of the remote and local sources and calculation of the
distribution of fault currents from each side. This distribution of fault current, together with
recorded load (pre-fault) currents, is used to exactly calculate the fault position. The fault can
be recalculated with new source data at the actual fault to further increase the accuracy.
Especially on heavily loaded long lines, where the source voltage angles can be up to 35-40
degrees apart, the accuracy can be still maintained with the advanced compensation included
in fault locator.
LMBRFLO
PHSELL1* CALCMADE
PHSELL2* FLT_X
PHSELL3* BCD_80
CALCDIST* BCD_40
BCD_20
BCD_10
BCD_8
BCD_4
BCD_2
BCD_1
IEC05000679-4-en.vsd
IEC05000679 V4 EN-US
18.9.4 Signals
PID-3906-INPUTSIGNALS v1
PID-3906-OUTPUTSIGNALS v1
18.9.5 Settings
PID-3906-SETTINGS v2
When calculating distance to fault, pre-fault and fault phasors of currents and voltages are
selected from the Trip value recorder data, thus the analog signals used by the fault locator
must be among those connected to the disturbance report function. The analog configuration
(channel selection) is performed using the parameter setting tool within PCM600.
The calculation algorithm considers the effect of load currents, double-end infeed and
additional fault resistance.
R0L+jX0L
R1L+jX1L
R1A+jX1A R1B+jX1B
Z0m=Z0m+jX0m
R0L+jX0L
R1L+jX1L
DRPRDRE
LMBRFLO
IEC05000045_2_en.vsd
IEC05000045 V2 EN-US
Figure 618: Simplified network configuration with network data, required for settings of
the fault location-measuring function
If source impedance in the near and far end of the protected line have changed in a significant
manner relative to the set values at fault location calculation time (due to exceptional
switching state in the immediate network, power generation out of order, and so on), new
values can be entered via the local HMI and a recalculation of the distance to the fault can be
ordered using the algorithm described below. It’s also possible to change fault loop. In this
way, a more accurate location of the fault can be achieved.
The function indicates the distance to the fault as a percentage of the line length, in kilometers
or miles according to the setting LineLengthUnit. The fault location is stored as a part of the
disturbance report information (ER, DR, IND, TVR and FL) and managed via the local HMI or
PCM600.
For transmission lines with voltage sources at both line ends, the effect of double-end infeed
and additional fault resistance must be considered when calculating the distance to the fault
from the currents and voltages at one line end. If this is not done, the accuracy of the
calculated figure will vary with the load flow and the amount of additional fault resistance.
The calculation algorithm used in the fault locator in compensates for the effect of double-end
infeed, additional fault resistance and load current.
M14983-5 v1
Figure 619 shows a single-line diagram of a single transmission line, that is fed from both ends
with source impedances ZA and ZB. Assume that the fault occurs at a distance F from IED A on
a line with the length L and impedance ZL. The fault resistance is defined as RF. A single-line
model is used for better clarification of the algorithm.
A B
ZA IA pZL IB (1-p).ZL ZB
IF
UA RF
xx01000171.vsd
IEC01000171 V1 EN-US
U A = I A × p × Z L + IF × R F
EQUATION95 V1 EN-US (Equation 210)
Where:
IA is the line current after the fault, that is, pre-fault current plus current change due to the fault,
IF A
IF = --------
DA
EQUATION96 V1 EN-US (Equation 211)
Where:
IFA is the change in current at the point of measurement, IED A and
DA is a fault current-distribution factor, that is, the ratio between the fault current at line end A and the
total fault current.
( 1 – p ) × Z L + ZB
DA = -----------------------------------------
Z A + Z L + ZB
EQUATION97 V1 EN-US (Equation 212)
Thus, the general fault location equation for a single line is:
I FA
U A = I A × p × Z L + -------- × R F
DA
EQUATION98 V1 EN-US (Equation 213)
Table 859: Expressions for UA, IA and IFA for different types of faults
The KN complex quantity for zero-sequence compensation for the single line is equal to:
Z0L – Z 1L
K N = ------------------------
3 × Z1L
EQUATION99 V1 EN-US (Equation 214)
DI is the change in current, that is the current after the fault minus the current before the fault.
In the following, the positive sequence impedance for ZA, ZB and ZL is inserted into the
equations, because this is the value used in the algorithm.
I FA
U A = I A × p × Z 1L + -------- × RF + I 0P × Z 0M
DA
EQUATION100 V1 EN-US (Equation 215)
Where:
I0P is a zero sequence current of the parallel line,
( 1 – p ) × ( ZA + ZA L + ZB ) + Z B
DA = ----------------------------------------------------------------------------
-
2 × ZA + Z L + 2 × Z B
EQUATION101 V1 EN-US (Equation 216)
Z0L – Z 1L Z 0M I 0P
K N = ----------------------- - × -------
- + ----------------
3 × Z1L 3 × Z1L I 0A
EQUATION102 V1 EN-US (Equation 217)
From these equations it can be seen, that, if Z0m = 0, then the general fault location equation
for a single line is obtained. Only the distribution factor differs in these two cases.
Because the DA distribution factor according to equation 213 or 215 is a function of p, the
general equation 215 can be written in the form:
2
p – p × K1 + K2 – K3 × RF = 0
EQUATION103 V1 EN-US (Equation 218)
Where:
UA ZB
K 1 = ---------------
- + --------------------------
-+1
I A × ZL Z L + ZA DD
UA ZB
K2 = --------------- × æè --------------------------- + 1öø
IA × Z L Z L + Z A DD
I F A æ Z A + ZB
- × --------------------------- + 1ö
K 3 = ---------------
I A × Z L è Z 1 + ZA DD ø
EQUATION106 V1 EN-US (Equation 221)
and:
For a single line, Z0M = 0 and ZADD = 0. Thus, equation 218 applies to both single and parallel
lines.
2
p – p × Re ( K 1 ) + Re ( K 2 ) – R F × Re ( K 3 ) = 0
EQUATION107 V1 EN-US (Equation 222)
– p × Im × ( K1 ) + Im × ( K 2 ) – R F × Im × ( K3 ) = 0
EQUATION108 V1 EN-US (Equation 223)
If the imaginary part of K3 is not zero, RF can be solved according to equation 223, and then
inserted to equation 222. According to equation 222, the relative distance to the fault is solved
as the root of a quadratic equation.
Equation 222 gives two different values for the relative distance to the fault as a solution. A
simplified load compensated algorithm, which gives an unequivocal figure for the relative
distance to the fault, is used to establish the value that should be selected.
If the load compensated algorithms according to the above do not give a reliable solution, a
less accurate, non-compensated impedance model is used to calculate the relative distance to
the fault.
In the non-compensated impedance model, IA line current is used instead of IFA fault current:
U A = p × Z 1 L × IA + R F × IA
EQUATION109 V1 EN-US (Equation 224)
Where:
IA is according to table 859.
The communication protocol IEC 60870-5-103 may be used to poll fault location information
from the IED to a master (that is station HSI). There are two outputs that must be connected
to appropriate inputs on the function block I103StatFltDis, FLTDISTX gives distance to fault
(reactance, according the standard) and CALCMADE gives a pulse (100 ms) when a result is
obtainable on FLTDISTX output.
18.10.1 Identification
GUID-F3FB7B33-B189-4819-A1F0-8AC7762E9B7E v3
The Limit counter (L4UFCNT) provides a settable counter with four independent limits where
the number of positive and/or negative flanks on the input signal are counted against the
setting values for limits. The output for each limit is activated when the counted value reaches
that limit.
BLOCK
INPUT
Operation
Counter
RESET
VALUE
Overflow
CountType Detection OVERFLOW
OnMaxValue
Limit LIMIT1 … 4
MaxValue Check
CounterLimit1...4
Error ERROR
Detection
InitialValue
IEC12000625_1_en.vsd
IEC12000625 V1 EN-US
• Stops counting and activates a steady overflow indication for the next count
• Rolls over to zero and activates a steady overflow indication for the next count
• Rolls over to zero and activates a pulsed overflow indication for the next count
The pulsed overflow output lasts up to the first count after rolling over to zero, as illustrated in
figure 621.
Overflow indication
Actual value ... Max value -1® Max value ® Max value +1 ® Max value +2 ® Max value +3 ...
IEC12000626_1_en.vsd
IEC12000626 V1 EN-US
The function can be blocked through a block input. During the block time, input is not counted
and outputs remain in their previous states. However, the counter can be initialized after reset
of the function. In this case the outputs remain in their initial states until the release of the
block input.
Reset of the counter can be performed from the local HMI or via a binary input.
Reading of content and resetting of the function can also be performed remotely, for example
from a IEC 61850 client. The value can also be presented as a measurement on the local HMI
graphical display.
L4UFCNT
BLOCK ERROR
INPUT OVERFLOW
RESET LIMIT1
LIMIT2
LIMIT3
LIMIT4
VALUE
IEC12000029-1-en.vsd
IEC12000029 V1 EN-US
18.10.5 Signals
PID-6966-INPUTSIGNALS v2
PID-6966-OUTPUTSIGNALS v2
18.10.6 Settings
PID-6966-SETTINGS v2
The Running hour-meter (TEILGAPC) function is a function that accumulates the elapsed time
when a given binary signal has been high, see also figure 623.
BLOCK
RESET
IN Time Accumulation ACC_HOUR
ADDTIME with Retain
ACC_DAY
tAddToTime
q-1
OVERFLOW
a
&
a>b
99 999.9 h b
WARNING
a
&
a>b
tWarning b
ALARM
a
&
a>b
tAlarm b
IEC15000321 V1 EN-US
TEILGAPC
BLOCK ALARM
IN WARNING
ADDTIME OVERFLOW
RESET ACC_HOUR
ACC_DAY
IEC15000323.vsdx
IEC15000323 V1 EN-US
18.11.4 Signals
PID-6998-INPUTSIGNALS v1
PID-6998-OUTPUTSIGNALS v1
18.11.5 Settings
PID-6998-SETTINGS v1
Loop Delay
tWarning
OVERFLOW
tAlarm
Transgression Supervision WARNING
Plus Retain
ALARM
BLOCK
RESET ACC_HOUR
Time Accumulation
IN
ADDTIME ACC_DAY
tAddToTime
Loop Delay
IEC15000322.vsd
IEC15000322 V1 EN-US
The ACC_HOURoutput represents the accumulated time in hours and the ACC_DAY output
represents the accumulated time in days.
tAlarm and tWarning are user settable time limit parameters in hours. They are also
independent of each other, that is, there is no check if tAlarm > tWarning.
tAlarm, tWarning and tAddToTime are possible to be defined with a resolution of 0.1 hours (6
minutes).
The limit for the overflow supervision is fixed at 99999.9 hours. The outputs will reset and the
accumulated time will reset and start from zero if an overflow occurs.
Consequently in case of a power failure, there is a risk of losing the difference in time between
actual time and last time stored in the non-volatile memory.
18.12.1 Identification
GUID-B62A30E5-C1F3-4E1F-B351-4F4CC60BA53F v1
The through fault monitoring function PTRSTHR is used to monitor the mechanical stress on a
transformer and place it against its designed withstand capability. During through faults, the
fault-current magnitude is higher as the allowed overload current range. At low fault current
magnitudes which are below the overload capability of the transformer, mechanical effects are
considered less important unless the frequency of fault occurrence is high. Since through fault
current magnitudes are typically closer to the extreme design capabilities of the transformer,
mechanical effects are more significant than thermal effects.
For other power system objects, for example, an over-head line, this function can be used to
make a log of all START and/or TRIP operations of the protection IED.
PTRSTHR
I3PW1* ALARM
I3PW2* W1L1ALM
I3PW3* W1L2ALM
U3P* W1L3ALM
BLOCK W2L1ALM
ACCFREEZE W2L2ALM
EXTTRIG W2L3ALM
INHIBIT W3L1ALM
RSTTFCNT W3L2ALM
RSTCMLI2T W3L3ALM
TAPOLTC1 MTFWRN
TAPOLTC2 I2TALM
CMLI2TALM
REPMADE
IEC18000072-1-en.vsdx
IEC18000072 V1 EN-US
18.12.4 Signals
PID-7144-INPUTSIGNALS v1
PID-7144-OUTPUTSIGNALS v1
18.12.5 Settings
PID-7144-SETTINGS v1
The PTRSTHR function monitors the transformer during through fault and predicts the
degradation of its withstand capability. It detects the fault when the measured RMS current is
above the set threshold current limit. When the fault is detected, it calculates the I2t value for
the through fault duration with the calculated winding current. This calculation is triggered for
all individual events of through fault, winding-wise and in all phases. The function compares
the calculated I2t for each fault event with the set limit of I2t and an alarm is raised when the
limit is exceeded.
Similarly, the cumulative effect of through faults with the accumulated I2t is calculated
throughout the transformer lifetime. This cumulative I2t is compared with the set limit of ΣI2t
and an alarm is raised when the limit is exceeded.
Additionally, the function monitors the time between subsequent through faults against the
set time. If this time is shorter than the set time, then the multi-through faults in short time
detection warning is raised.
The function also reports the below monitoring parameters of each winding and phases:
This function can be used for both 2-winding and 3-winding transformer configurations with
maximum two on-line load tap changers. It calculates all required parameters for each through
faults and produces an individual report per event.
Generally, line currents are measured by current transformers at the transformer terminals.
However, the winding current should be calculated and used to estimate the degradation of
withstand capability due to through faults. Winding currents calculation from line currents
depend upon the transformer connection type and the phase displacement between winding
currents. Therefore, winding current calculation is required to protect the transformer within
its capacity. On the other hand, CT measurements done at the windings do not require any
further derivations of the winding current.
Consider the Dy11 transformer configuration shown in Figure 627, where ia, ib and ic are delta
winding side line currents and iA, iB and iC are star winding side line currents.
ia iA
ic iB
ibc
ib iC
IEC18000073-1-en.vsdx
IEC18000073 V1 EN-US
The winding current calculation requires voltage ratio information, which is dynamically
calculated from the present OLTC tap position. The tap position inputs TAPOLTC1 and
TAPOLTC2 can be driven from the tap changer supervision function (YLTC). The
RatedVoltageWx (where, x = winding number 1, 2 or 3) settings and settings corresponding to
OLTC1 and OLTC2 are required to calculate the voltage ratio. The placement of OLTC1 and
OLTC2 are selected using the OLTCWinding setting.
1) # = OLTC number 1 or 2
Phase displacement between the windings decides the direction of circulating zero sequence
current. The clock position of the phase displacement between winding 1 and winding 2 is set
using the ClockNumberW2 setting. Similarly, the clock position between winding 1 and winding
3 is set using the ClockNumberW3 setting.
The zero sequence current correction can be enabled or disabled by selecting the ZSCurrCor
setting. If the ZSCurrCor setting is selected as On, then the zero sequence current which
circulates internally in the delta winding is estimated from the available winding currents and
used for further calculations. If the ZSCurrCor setting is selected as Off, then the zero
sequence current is considered as zero. The utility can select the ZSCurrCor setting as Off
when:
The function internally calculates the winding RMS current and peak current from the
measured current samples and used for further calculations.
Through faults are detected if the measured RMS current in any phase among all windings is
above the set limit. The user can set the limit with reference to the IEEE standard (3.5 times
Irated) or according to the transformer manufacturer specification. The settings for the
through fault detection threshold (W1I>, W2I> and W3I>) are given winding-wise.
In addition to the limit check, through fault detection is verified against the INHIBIT binary
input. The INHIBIT input can be connected, for example, from the transformer differential
protection TxWPDIF function which blocks the through fault detection in case of an internal
fault. Similarly, the function can be blocked during transformer energization inrush by
connecting the second harmonic blocking to the INHIBIT input.
If both conditions are through, then the persistence of the signal is checked for set minimum
time tMin value. Through fault is declared only when the signal persists for the minimum
duration and BLOCK or INHIBIT input are not high. The function resets the through fault
detection alarm output when the measured current goes below the set limit including
hysteresis limits.
The through fault detection alarm outputs, WxLyALM (x = winding number 1 to 3 and y = phase
L1, L2 or L3) are given for all windings phase-wise. Additionally, the function has a general
alarm to indicate through fault detection. Once the through fault detection alarm has raised,
the function starts to calculate the I2t.
Besides this, the binary input EXTTRIG is used to trigger the through fault withstand capability
calculations.
W1L1ALM
tMin
W1L1IRMS
OR t CalculationStart
OR
W1I>
tMin
EXTTRIG
IEC18000074-1-en.vsdx
IEC18000074 V1 EN-US
• If BLOCK or INHIBIT input is activated first and a fault is detected, then that particular
fault is discarded.
• If BLOCK or INHIBIT input is activated first and deactivated before confirming the
detected fault, then that particular fault is considered.
• If BLOCK or INHIBIT input is activated after the fault confirmation, then that particular
fault is not discarded.
The through fault withstand capacity is decided based on the fault current magnitude and
duration of the fault. The fault duration is calculated from the instant the measured RMS
current crosses the set threshold current limit to the through fault detection reset. The TFDUR
output gives the duration of through fault in seconds. The through fault detection alarm is
picked up after confirming the fault with a time delay of tMin. If the fault is not confirmed,
then the TFDUR output will not be updated.
Additionally, the function measures the time between transformers subsequent through fault
events. When this time difference is smaller than the tMultiThroFlt setting, then the function
issues a warning signal MTFWRN. The transformer manufacturer may indicate the maximum
number of through fault per time period in order to set the tMultiThroFlt setting.
The function counts the number of through faults for all windings and phases whenever a
through fault is detected. Also, the overall transformer through fault count is incremented by
one if any winding phase detects the fault. The fault count increment occurs after each fault
has been cleared.
The through fault counts can be reset to the default value by activating either the RSTTFCNT
binary input or the command input. The default values for each individual winding phase and
the overall transformer is set through the InitCmlTFCnt and InitTFCntWxLy parameters
respectively.
The binary input ACCFREEZE can be activated to stop incrementing through fault counters. In
order to control the function during the test mode, connect the PTRSTHR function block with
the TESTMODE function block, as shown in Figure 629.
PTRSTHR
I3PW1* ALARM
I3PW2* W1L1ALM
I3PW3* W1L2ALM
TESTMODE U3P* W1L3ALM
IED_TEST TEST BLOCK W2L1ALM
IED_TEST ACCFREEZE W2L2ALM
BLOCK EXTTRIG W2L3ALM
NOEVENT INHIBIT W3L1ALM
INPUT RSTTFCNT W3L2ALM
SETTING RSTCMLI2T W3L3ALM
IEC61850 TAPOLTC1 MTFWRN
TAPOLTC2 I2TALM
CMLI2TALM
REPMADE
IEC18000075-1-en.vsdx
IEC18000075 V1 EN-US
The transformer is subjected to electrical and mechanical stress when a fault current flows
through it, which is more than the transformer overload current. In general, stress reduces the
transformer life and it becomes even worse when stress occurs due to through faults. Stress
can cause insulation damages, conductor displacement and overall it weakens the windings
and collapses their structure. Therefore, stress reduces the transformer withstand capability
throughout its lifetime. Degradation of the transformer withstand capability can be predicted
using the equation:
Where,
t = Duration of fault
k = Constant
Once the function detects a through fault based on the measured RMS current, it starts to
calculate I2t. The I2t calculation is based on the fault current instantaneous sample value and
the duration of the fault. If the fault is confirmed after the minimum time delay, then the I2t
calculation will be carried-out until the fault is cleared. If the fault is cleared before minimum
time delay, then the calculated I2t is discarded. This calculation is done for all windings and
phases individually and repeats for all individual faults.
The calculated I2t value is used to check whether the transformer is within its withstand
capability or not. This is monitored with respect to the maximum withstand capability set
limit. The I2t limits can be set winding-wise using MaxI2tW1, MaxI2tW2 and MaxI2tW3 settings
and this limit is applicable for all phases of the respective winding. If the calculated I2t value of
any winding crosses the corresponding set limit, then a general alarm I2TALM is raised. Once
the I2TALM alarm is raised, it resets after the set time tPulse.
Transformer through faults produces physical forces that cause insulation compression,
insulation wear, and friction-induced displacement in the winding. These effects are
cumulative and should be considered throughout the transformer lifetime. The damage
intensity from through faults depends on the current magnitude, fault duration, and the total
number of fault occurrences. Therefore, the function accumulates the calculated I2t value over
all through faults for winding and phase-wise.
The calculated cumulative ƩI2t values are used to check whether the transformer is within its
withstand capability or not. This is monitored with respect to the maximum cumulative
withstand capability set limit. The ƩI2t limits can be set winding-wise using MaxI2tCmlW1,
MaxI2tCmlW2 and MaxI2tCmlW3 settings and this limit is applicable for all phases of the
respective winding. If the calculated ƩI2t values of any winding cross the corresponding set
limit, then a general alarm CMLI2TALM is raised. Once the CMLI2TALM alarm is raised, it resets
only if the cumulative I2t values are reset to value below the set limit. In order to reset the ƩI2t
values to default, activate either the RSTCMLI2T binary input or the command input. Default
values for each individual winding phase is set using InitCmlI2tWxLy parameters.
WxL1zRMS tMin
a ≥ b t Time TFDUR
OR
WxI> accumulation
1 T WxLzTFCNT
tMin Ʃ
0 F
EXTTRIG
RSTTFCNT
InitTFCntWxLz T
F
WxLzISAMPLES 2 q‐1
a
T WxLzI2T
Ʃ
SAMPLINGRATE F
0.0 T 0.0
F q‐1
I2TALM
a ≥ b
MaxI2tWx
÷ WxLzI2TP
100.0 WxLzCI2T
RSTTFCNT Ʃ
InitTFCntWxLz T
F
q‐1 CMLI2TALM
a ≥ b
MaxCmlI2tWx
÷ WxLzCI2TP
100.0
IEC18000076-1-en.vsdx
x – winding 1, 2 and 3
z – Phase L1, L2 and L3
IEC18000076 V1 EN-US
The function monitors the following parameters which are related to through fault for all
windings and phases:
The peak and RMS current are measured during the interval of through fault
period.
Additionally, the function gives the percentage degradation of withstand capability for
individual through faults and all faults as a cumulative effect.
The percentage degradation of withstand capability for the individual through fault event is
calculated as:
I 2 teventwise
Event-wise % degradation of withstand capability= 100
MaxI 2tWx
IECEQUATION18023 V1 EN-US (Equation 226)
Where,
MaxI2Wx = xth winding maximum allowable withstand capability degradation during through
fault.
The total percentage degradation of withstand capability for the transformer is calculated as:
I 2t
Total % degradation of withstand capability 100
MaxI 2tCmlWx
IECEQUATION18024 V1 EN-US (Equation 227)
Where,
MaxI2tCmlWx = xth winding maximum allowable withstand capability degradation over all
through faults.
The function provides general outputs from all windings and phases, which is displayed in the
local HMI and monitoring tool apart from the through fault monitoring report. The general
data are calculated as the maximum value out of all available data. The maximum fault peak
current, maximum cumulative fault peak current, and maximum fault RMS current outputs are
derived for each winding as the maximum of respective winding all phase values. The event
wise % degradation and total % degradation of withstand capability outputs are derived as
the maximum value of all winding and phase values. In the through fault monitoring report, the
data is divided into two parts; general and winding wise for maximum 3 windings.
The function provides service values of measured current RMS values for each phase of all
windings. Also, it displays the measured RMS phase-to-earth voltage values for any one of the
windings (which is connected to the function block). The instantaneous RMS voltage values are
captured at one and a half power cycle delayed from the point of detected fault or the fault
detection reset, whichever is earlier. In order to indicate the report is ready for file transfer, the
function provides a binary output REPMADE, see Figure 631. The outputs given as ‘general
data’ and ‘winding wise for all phases’ in the through fault monitoring report are shown in
Table 878.
The winding-wise data shows the fault phase values as calculated but other healthy phases will
show zero except peak and RMS values as calculated.
If two-winding configuration is used, then only winding 1 and winding 2 information are shown
in the report (winding 3 information will be hidden in the report). However, the general
information shows all windings data and it will show winding 3 data as zero in the case of two-
winding configuration.
U3P
I3PWx
TAPOLTC1
TAPOLTC2
NoOfWindings
ConnTypeWx
ZSCurrCor ALARM
Winding current WxLzALM
ClockNumberW2
calculation MTFWRN
ClockNumberW3 I2TALM
OLTCWinding CMLI2TALM
REPMADE
RatedTapOLTCy
WxLzMIRMS
HighTapOLTCy WxIP
LowTapOLTCy WxIRMS
I2TP
StepSizeOLTCy
WxCIP
CI2TP
Fault I2t TFTIME
EXTTRIG
calculation TFCNT
INHIBIT
WxLzTFCNT
WxI> WxLzIP
Through fault WxLzIRMS Through fault
tMin
detection WxLzI2T report
BLOCK
WxLzI2TP
tPulse
WxLzDI2T
tMultiThroFlt WxLzCIP
WxLzCI2T
WxLzCI2TP
TFDUR
LzURMS
MaxI2tWx
MaxI2tCmlWx
InitCI2TWxLz
InitTFCntWxLz
RSTTFCNT
RSTCMLI2T
IEC18000077-1-en.vsdx
x – Winding 1, 2 and 3
z – Phase L1, L2 and L3
IEC18000077 V1 EN-US
Figure 631: Simplified logic diagram for through fault monitoring PTRSTHR
Through fault reports can be viewed using the local HMI. As shown in Figure 632, the list of
saved through fault reports those are grouped based on the instance can be found on the local
HMI under Main menu/Measurements/Through fault reports.
IEC18000096-1-en.vsdx
IEC18000096 V1 EN-US
IEC18000097-1-en.vsdx
IEC18000097 V1 EN-US
IEC18000098-1-en.vsdx
IEC18000098 V1 EN-US
18.13.1 Identification
GUID-C7863D78-34DB-42E5-90FE-6483EDAAF319 v1
Current harmonic monitoring function CHMMHAI is used to monitor the current part of the
power quality of a system. It calculates the total harmonic distortion (THD) with respect to
fundamental signal amplitude, and the total demand distortion (TDD) with respect to
maximum demand load current. These indices indicate the current signal quality factor.
Additionally, the function is used to calculate the numerical multiple of rated frequency
harmonics amplitude and harmonic distortion upto the 5th order. It helps the user to know the
predominant harmonic frequencies order and their amplitudes present in the system. The
function also calculates the crest factor to indicate the effectiveness of the signal. All
calculations in the harmonic monitoring function are based on IEEE 1459 and IEEE 519
standards.
The current harmonic function monitors the harmonic distortion and demand distortion
values constantly. Whenever these value crosses their set limit levels, a warning signal will be
initiated. If the warning signal persists continuously for the set time, an alarm signal will be
generated.
CHMMHAI
I3P* THDALM
BLOCK TDDALM
BLKALM 2NDHDALM
BLKWRN 3RDHDALM
4THHDALM
5THHDALM
THDWRN
TDDWRN
2NDHDWRN
3RDHDWRN
4THHDWRN
5THHDWRN
DCAMPL1
DCAMPL2
DCAMPL3
DCAMPN
IEC18000001‐1‐en.vsdx
IEC18000001 V1 EN-US
18.13.4 Signals
PID-7121-INPUTSIGNALS v1
PID-7121-OUTPUTSIGNALS v1
18.13.5 Settings
PID-7121-SETTINGS v1
Name Description
HAAMPL1 Harmonic RMS value of phase L1
HAAMPL2 Harmonic RMS value of phase L2
HAAMPL3 Harmonic RMS value of phase L3
HAAMPN Harmonic RMS value of neutral
MEASFREQ Measured frequency
TDDL1 Total demand distortion value of phase L1
TDDL2 Total demand distortion value of phase L2
TDDL3 Total demand distortion value of phase L3
TDDN Total demand distortion value of neutral
THDL1 Total harmonic distortion of phase L1
THDL2 Total harmonic distortion of phase L2
THDL3 Total harmonic distortion of phase L3
THDN Total harmonic distortion of neutral
TRMSL1 True RMS value of phase L1
TRMSL2 True RMS value of phase L2
TRMSL3 True RMS value of phase L3
TRMSN True RMS value of neutral
FUNDL1 Fundamental amplitude of phase L1
FUNDL2 Fundamental amplitude of phase L2
FUNDL3 Fundamental amplitude of phase L3
FUNDN Fundamental amplitude of neutral
The current harmonic monitoring function calculates the following power quality indices based
on the current input signal:
The harmonic function calculates fundamental signal magnitude and specific harmonic values
from 2nd to 5th orders of the given signal using FFT filter.
The main functionality of the harmonic monitoring function is to find the total harmonic
distortion (THD) for current signals. If the distorted voltage and current waveforms consist of
only harmonics, a measurement time interval kT (T = Cycle Time) enables the correct
measurement of RMS value. If the monitored waveform contains an interharmonic, then the
measurement time interval kT should be designed according to the minimum frequency signal
measurement. The time interval, which is required for an accurate measurement of RMS values
and power, is the least common multiple of the periods of the fundamental component and
the interharmonic component (i.e., kT = mTi ; Ti =1 / fi , where ‘fi’ is the interharmonic
frequency and ‘k’, ‘m’ are integer numbers). When the measurement time interval kT does not
include an integer number of periods Ti (i.e., kT ≠ mTi), the RMS value of the interharmonic is
inaccurate. This error is also reflected in the measurement accuracy of the total RMS value. If
at least one of the interharmonics of order h is an irrational number, then the observed
waveform is not periodic, commonly known as Nearly Periodic. In such a case, the
measurement time interval kT should be infinitely large in order to have a correct
measurement of the RMS value or power. The larger the measurement time kT, the lesser the
significance of errors caused by interharmonics.
Figure 636 shows the envelopes of the maximum errors made when the RMS value of an
interharmonic is measured in function of the number of cycle’s m. For example, if m = 20, the
RMS value of the interharmonic will be measured with a maximum error of ± 0.2%. For the
accurate measurement of true RMS value and harmonic components amplitude, FFT filter
design is used for harmonic monitoring functionality.
2
1.6
1.2
MAXIMUM ERROR (%)
0.8
0.4
0
‐0.4
‐0.8
‐1.2
‐1.6
‐2
0 20 40 60 80 100 120
NUMBER OF CYCLES m
IEC17000205-1-en.vsdx
IEC17000205 V1 EN-US
Figure 636: Percent maximum error of RMS measurement versus number of cycles
Individual harmonic distortion is calculated only for 2nd to 5th harmonic orders. For simplicity,
maximum harmonic amplitude out of all phases is considered for monitoring and the same
value is considered for harmonic distortion calculation, warning and alarm conditions. Phase
wise harmonic values are available in the IEC 61850 data model. The overview diagram of
harmonic monitoring function is shown in Figure 637.
A FFT filter is used to calculate complex amplitude and frequency for the rated frequency, and
its harmonic components up to 5th order include DC component. The filter length is fixed to 1
second, which is 1024 samples at 1 kHz sampling for calculation in each execution of the FFT
filter. This gives an increased resolution on true RMS calculation upto interharmonic level.
The function calculates THD, IHD, TDD and CF using the derived quantities of the given signal.
The FFT filter tries to find the fundamental frequency in a frequency search range of ± 5 Hz
from the system rated frequency. If the fundamental frequency is not able to identify from the
measured signal, then it will not do any calculation.
In many cases, the traditional instrument transformers which are only designed
to have a high accuracy at rated frequency, are used for harmonic
measurements. This questions accuracy of the harmonic measurements and
the reliability of any compliance assessment. In this function, the measurement
accuracy level of instrument transformers are not considered.
The following sections describe how each power quality indices are calculated.
The overall deviation of a distorted wave from its fundamental can be estimated using total
harmonic distortion (THD).
2
IH I
%THDI 1 *100
I1 I1
IECEQUATION17019 V1 EN-US (Equation 228)
Where,
= Current true RMS value
Harmonic RMS HRMS
Calculation
FFT Filter
I3P (Input from SMAI) MEASFREQ
I3P FREQ
THDx
TRMS Total Harmonic
Distortion
FUND Calculation #HD
FundDFT
Harm2nd
Harm3rd
th
Harm4 THDALM
Individual
th Harmonic
Harm5 #HDALM
Distortion
Calculation THDWRN
Blocking , Alarm
and Warning
#HDWRN
logic TDDALM
TDDWRN
Peak
DCComp
Total Demand
Distortion
Calculation
MaxLoadCurr
TDDx
Crest Factor CFx
PEAK Calculation
DCAMPx
BLOCK
WrnLimit#HD
WrnLimitTHD
tDelayAlm#HD Harmonic RMS Values HAAMPx
tDelayAlmTHD Individual Harmonic HA#AMP
RMS Values
WrnLimitTDD
Fundamental FUNDx
tDelayAlmTDD Values
BLKALM True RMS TRMSx
Values
BLKWARN
x – Phase outputs L1 , L2, L3 and N
nd rd th th
# – Harmonic order (2 , 3 , 4 and 5 )
IEC18000002-1-en.vsdx
IEC18000002 V1 EN-US
Figure 637: Simplified logic diagram for current harmonic monitoring CHMMHAI
The individual harmonic distortion is defined as the percentage of harmonics for order h with
respect to the fundamental frequency.
Ih
% IHDI h *100
I1
IECEQUATION17020 V1 EN-US (Equation 229)
Where, Ih = Current harmonic magnitude for the order h
Additionally, it calculates the maximum individual harmonic distortion value as the maximum
of all phase signals harmonic distortion. The individual harmonic distortion is used further in
warning and alarm logic.
According to IEEE 519-1992 standard, the total effect of distortion in the current waveform at
the Point of Common Coupling PCC is measured by the index called total demand distortion
(TDD), as a percentage of the maximum demand current at the PCC. In other words, it is
defined as the ratio of the root-mean-square of the harmonic content, to the root-mean-
square of the maximum demand load current at the PCC. It is expressed as the percentage of
maximum demand load current.
I
%TDD H *100
IL
IECEQUATION17050 V1 EN-US (Equation 230)
Where,
When the PCC is considered at the service entrance or utility metering point, the IEEE-519
standard recommends that the maximum demand load current (IL) be calculated as the
average current of the maximum demand for the preceding 12 months.
Crest factor is the ratio between value of the peak current and its RMS value.
I Peak
CFI
I RMS
IECEQUATION17051 V1 EN-US (Equation 231)
Where,
= Current peak amplitude
It is possible to set warning limits for each individual harmonic order. If the calculated
individual harmonic distortion exceeds beyond the warning limit, an individual harmonic
warning will be raised. Also, the user can set the time delay to alarm for the individual
harmonic distortion value. If the IHD value sustains above the warning limit for the set time, an
alarm signal will be raised.
Similarly, total harmonic distortion and total demand distortion have separate settings for
warning limit and alarm time delay. Once the THD or TDD value exceeds beyond set warning
limit, a separate warning signal will be raised. If the warning signal sustains above the time set
at alarm time delay setting, an individual alarm signal will be raised.
The phase-wise alarm and warning signals with respect to total harmonic distortion is
provided through IEC 61850 communication protocol (general alarm and general warning are
also provided). Warning and alarm based on individual harmonic distortion are activated for
specific harmonic order outputs of alarm and warning. To avoid oscillations of warning signals
at boundary conditions, a hysteresis has been included.
When the BLOCK input is activated, all binary outputs will be forced to reset. Also, the alarm
outputs and warning outputs can be separately blocked by activating the BLKALM and
BLKWRN inputs, respectively.
BLOCK
BLKWARN
BLKALM
Total Harmonic
Distortion
a
a > b AND
THDWRN
b
WrnLimitTHD tOff
t AND
THDALM
tDelayAlmTHD
Individual Harmonic
Distortion
(Max of phase wise
a
a > b AND
#HDWRN
harmonic distortion) b
WrnLimit#HD tOff
#HDALM
t AND
tDelayAlmIHD #
Total Demand
Distortion
a
a > b AND
TDDWRN
b
WrnLimitTDD tOff
t AND
TDDALM
tDelayAlmTDD
IEC17000207-1-en.vsdx
IEC17000207 V1 EN-US
18.14.1 Identification
GUID-BF90E93F-C0F4-43F7-BDD5-F3C289B5535B v1
Voltage harmonic monitoring function VHMMHAI is used to monitor the voltage part of the
power quality of a system. It calculates the total harmonic distortion (THD) with respect to the
fundamental signal amplitude which indicates the voltage signal quality factor.
Additionally, the function is used to calculate the numerical multiple of rated frequency
harmonics amplitude and harmonic distortion upto the 5th order. It helps the user to know the
predominant harmonic frequencies order and their amplitudes present in the system. The
function also calculates the crest factor to indicate the effectiveness of the signal. All
calculations in the harmonic monitoring function are based on IEEE 1459 and IEEE 519
standards.
The voltage harmonic function monitors the harmonic distortion value constantly. Whenever
these value crosses their set limit levels, a warning signal will be initiated. If the warning signal
persists continuously for the set time, an alarm signal will be generated.
VHMMHAI
U3P* THDALM
BLOCK 2NDHDALM
BLKALM 3RDHDALM
BLKWRN 4THHDALM
5THHDALM
THDWRN
2NDHDWRN
3RDHDWRN
4THHDWRN
5THHDWRN
DCAMPL1
DCAMPL2
DCAMPL3
DCAMPN
DCAMPL1L2
DCAMPL2L3
DCAMPL3L1
IEC18000003-1-en.vsdx
IEC18000003 V1 EN-US
18.14.4 Signals
PID-7123-INPUTSIGNALS v1
PID-7123-OUTPUTSIGNALS v1
18.14.5 Settings
PID-7123-SETTINGS v1
Name Description
HAAMPL3L1 Harmonic RMS value of phase to phase L3L1
MEASFREQ Measured frequency
THDL1 Total harmonic distortion of phase L1
THDL2 Total harmonic distortion of phase L2
THDL3 Total harmonic distortion of phase L3
THDN Total harmonic distortion of neutral
THDL1L2 Total harmonic distortion of phase to phase L1L2
THDL2L3 Total harmonic distortion of phase to phase L2L3
THDL3L1 Total harmonic distortion of phase to phase L3L1
TRMSL1 True RMS value of phase L1
TRMSL2 True RMS value of phase L2
TRMSL3 True RMS value of phase L3
TRMSN True RMS value of neutral
TRMSL1L2 True RMS value of phase to phase L1L2
TRMSL2L3 True RMS value of phase to phase L2L3
TRMSL3L1 True RMS value of phase to phase L3L1
FUNDL1 Fundamental amplitude of phase L1
FUNDL2 Fundamental amplitude of phase L2
FUNDL3 Fundamental amplitude of phase L3
FUNDN Fundamental amplitude of neutral
FUNDL1L2 Fundamental amplitude of phase to phase L1L2
FUNDL2L3 Fundamental amplitude of phase to phase L2L3
FUNDL3L1 Fundamental amplitude of phase to phase L3L1
The voltage harmonic monitoring function calculates the following power quality indices
based on the voltage input signal:
The harmonic function calculates fundamental signal magnitude and specific harmonic values
from 2nd to 5th orders of the given signal using a FFT filter.
The main functionality of the harmonic monitoring function is to find the total harmonic
distortion (THD) for voltage signals. If the distorted voltage and current waveforms consist of
only harmonics, a measurement time interval kT (T = Cycle Time) enables the correct
measurement of RMS value. If the monitored waveform contains an interharmonic, then the
measurement time interval kT should be designed according to the minimum frequency signal
measurement. The time interval, which is required for an accurate measurement of RMS values
and power, is the least common multiple of the periods of the fundamental component and
the interharmonic component (i.e., kT = mTi ; Ti =1 / fi , where ‘fi’ is the interharmonic
frequency and ‘k’, ‘m’ are integer numbers). When the measurement time interval kT does not
include an integer number of periods Ti (i.e., kT ≠ mTi), the RMS value of the interharmonic is
inaccurate. This error is also reflected in the measurement accuracy of the total RMS value. If
at least one of the interharmonics of order h is an irrational number, then the observed
waveform is not periodic, commonly known as Nearly Periodic. In such a case, the
measurement time interval kT should be infinitely large in order to have a correct
measurement of the RMS value or power. The larger the measurement time kT, the lesser the
significance of errors caused by interharmonics.
Figure 640 shows the envelopes of the maximum errors made when the RMS value of an
interharmonic is measured in function of the number of cycle’s m. For example, if m = 20, the
RMS value of the interharmonic will be measured with a maximum error of ± 0.2%. For the
accurate measurement of true RMS value and harmonic components amplitude, FFT filter
design is used for harmonic monitoring functionality.
2
1.6
1.2
MAXIMUM ERROR (%)
0.8
0.4
0
‐0.4
‐0.8
‐1.2
‐1.6
‐2
0 20 40 60 80 100 120
NUMBER OF CYCLES m
IEC17000205-1-en.vsdx
IEC17000205 V1 EN-US
Figure 640: Percent maximum error of RMS measurement versus number of cycles
Individual harmonic distortion is calculated only for 2nd to 5th harmonic orders. For simplicity,
maximum harmonic amplitude out of all phases is considered for monitoring and the same
value is considered for harmonic distortion calculation, warning and alarm conditions. Phase
wise harmonic values are available in the IEC 61850 data model. The overview diagram of
harmonic monitoring function is shown in Figure 641.
A FFT filter is used to calculate complex amplitude and frequency for the rated frequency, and
its harmonic components up to 5th order includes DC component. The filter length is fixed to 1
second, which is 1024 samples at 1 kHz sampling for calculation in each execution of the FFT
filter. This gives an increased resolution on true RMS calculation upto interharmonic level.
The function calculates THD, IHD and CF using the derived quantities of the given signal. The
FFT filter tries to find the fundamental frequency in a frequency search range of ± 5 Hz from
the system rated frequency. If the fundamental frequency is not able to identify from the
measured signal, then it will not do any calculation.
In many cases, the traditional instrument transformers which are only designed
to have a high accuracy at rated frequency, are used for harmonic
measurements. This questions accuracy of the harmonic measurements and
the reliability of any compliance assessment. In this function, the measurement
accuracy level of instrument transformers are not considered.
The following sections describe how each power quality indices are calculated.
The overall deviation of a distorted wave from its fundamental can be estimated using total
harmonic distortion (THD).
2
VH V
%THDV 1 *100
V1 V1
IECEQUATION17058 V1 EN-US (Equation 232)
Where,
= Voltage true RMS value
FFT Filter MEASFREQ
V3P ( Input from SMAI)
V3P FREQ
THDx
TRMS Total Harmonic
THDxx
Distortion
FUND Calculation #HD
FundDFT
nd
Harm2
Harm3rd
Harm4th THDALM
Individual
Harm5th Harmonic
Distortion
#HDALM
Calculation THDWRN
Blocking, Alarm
and Warning #HDWRN
logic
Peak
DCComp
CFx
Crest Factor
PEAK Calculation CFxx
DCAMPx
DCAMPxx
BLOCK
WrnLimit#HD
HAAMPx
Harmonic RMS Values
WrnLimitTHD HAAMPxx
tDelayAlmIHD# Individual Harmonic HA #AMP
RMS Values
tDelayAlmTHD FUNDx
Fundamental
Values FUNDxx
BLKALM TRMSx
True RMS
BLKWARN Values TRMSxx
IEC18000004 V1 EN-US
Figure 641: Simplified logic diagram for voltage harmonic monitoring VHMMHAI
The individual harmonic distortion is defined as the percentage of harmonics for order h with
respect to the fundamental frequency.
Vh
% IHDV h *100
V1
IECEQUATION17059 V1 EN-US (Equation 233)
Where, Vh = Voltage harmonic magnitude for the order h
Additionally, it calculates the maximum individual harmonic distortion value as the maximum
of three phase signals harmonic distortion.Additionally, it calculates the maximum individual
harmonic distortion value as the maximum of two phase signals harmonic distortion. The
individual harmonic distortion is used further in warning and alarm logic.
Crest factor is the ratio between value of the peak voltage and its RMS value.
Where,
= Voltage peak amplitude
It is possible to set warning limits for each individual harmonic order. If the calculated
individual harmonic distortion exceeds beyond the warning limit, an individual harmonic
warning will be raised. Also, the user can set the time delay to alarm for the individual
harmonic distortion value. If the IHD value sustains above the warning limit for the set time, an
alarm signal will be raised.
Similarly, total harmonic distortion has separate settings for warning limit and alarm time
delay. Once the THD value exceeds beyond set warning limit, a separate warning signal will be
raised. If the warning signal sustains above the time set at alarm time delay setting, an
individual alarm signal will be raised.
The phase-wise alarm and warning signals with respect to total harmonic distortion is
provided through IEC 61850 communication protocol (general alarm and general warning are
also provided). In case of phase-to-phase measurement, once the THD exceeded the limits,
both phase warning and alarm signals will be activated. Warning and alarm based on individual
harmonic distortion are activated for specific harmonic order outputs of alarm and warning.
To avoid oscillations of warning signals at boundary conditions, a hysteresis has been
included.
When the BLOCK input is activated, all binary outputs will be forced to reset. Also, the alarm
outputs and warning outputs can be separately blocked by activating the BLKALM and
BLKWRN inputs, respectively.
BLOCK
BLKWARN
BLKALM
Total Harmonic
Distortion
a
a > b AND
THDWRN
b
WarnLimitTHD tOff
t AND
THDALM
tDelayAlmTHD
Individual Harmonic
Distortion
a #HDWRN
(Max of phase wise a > b AND
harmonic distortion) b
WarnLimitIHD# tOff
#HDALM
t AND
tDelayAlmIHD #
IEC17000207-1-en.vsdx
IEC17000211 V1 EN-US
Section 19 Metering
19.1 Pulse-counter logic PCFCNT IP14600-1 v3
19.1.1 Identification
M14879-1 v4
S00947 V1 EN-US
Pulse-counter logic (PCFCNT) function counts externally generated binary pulses, for instance
pulses coming from an external energy meter, for calculation of energy consumption values.
The pulses are captured by the binary input module and then read by the PCFCNT function. A
scaled service value is available over the station bus. The special Binary input module with
enhanced pulse counting capabilities must be ordered to achieve this functionality.
PCFCNT
BLOCK INVALID
READ_VAL RESTART
BI_PULSE* BLOCKED
RS_CNT NEW_VAL
SCAL_VAL
IEC14000043-1-en.vsd
IEC09000335 V3 EN-US
19.1.4 Signals
PID-6509-INPUTSIGNALS v4
PID-6509-OUTPUTSIGNALS v4
19.1.5 Settings
PID-6509-SETTINGS v4
M13397-3 v5
The registration of pulses is done for positive transitions (0->1) on one of the 16 binary input
channels located on the Binary Input Module (BIM). Pulse counter values are sent to the station
HMI with predefined cyclicity without reset.
The reporting time period can be set in the range from 1 second to 60 minutes and is
synchronized with absolute system time. Interrogation of additional pulse counter values can
be done with a command (intermediate reading) for a single counter. All active counters can
also be read by the LON General Interrogation command (GI) or IEC 61850.
Pulse-counter logic (PCFCNT) function in the IED supports unidirectional incremental counters.
That means only positive values are possible. The counter uses a 32 bit format, that is, the
reported value is a 32-bit, signed integer with a range 0...+2147483647. The counter is reset at
initialization of the IED.
The reported value to station HMI over the station bus contains Identity, Scaled Value (pulse
count x scale), Time, and Pulse Counter Quality. The Pulse Counter Quality consists of:
The transmission of the counter value by SPA can be done as a service value, that is, the value
frozen in the last integration cycle is read by the station HMI from the database. PCFCNT
updates the value in the database when an integration cycle is finished and activates the
NEW_VAL signal in the function block. This signal can be connected to an Event function block,
be time tagged, and transmitted to the station HMI. This time corresponds to the time when
the value was frozen by the function.
The pulse-counter logic function requires a binary input card, BIMp, that is
specially adapted to the pulse-counter logic function.
M13399-3 v9
Figure 644 shows the pulse-counter logic function block with connections of the inputs and
outputs.
The BI_PULSE input is connected to the used input of the function block for the Binary Input
Module (BIM).
Each pulse-counter logic function block has four binary output signals that can be connected
to an Event function block for event recording: INVALID, RESTART, BLOCKED and NEW_VAL.
The SCAL_VAL signal can be connected to the IEC Event function block.
The INVALID signal is a steady signal and is set if the Binary Input Module, where the pulse
counter input is located, fails or has wrong configuration.
The RESTART signal is a steady signal and is set when the reported value does not comprise a
complete integration cycle. That is, in the first message after IED start-up, in the first message
after deblocking, and after the counter has wrapped around during last integration cycle.
The BLOCKED signal is a steady signal and is set when the counter is blocked. There are two
reasons why the counter is blocked:
The NEW_VAL signal is a pulse signal. The signal is set if the counter value was updated since
last report.
The SCAL_VAL signal consists of scaled value (according to parameter Scale), time and status
information.
M13404-2 v5
19.2.1 Identification
SEMOD175537-2 v4
Power system measurement (CVMMXN) can be used to measure active as well as reactive
power values. Function for energy calculation and demand handling (ETPMMTR) uses
measured active and reactive power as input and calculates the accumulated active and
reactive energy pulses, in forward and reverse direction. Energy values can be read or
generated as pulses. Maximum demand power values are also calculated by the function. This
function includes zero point clamping to remove noise from the input signal. As output of this
function: periodic energy calculations, integration of energy values, calculation of energy
pulses, alarm signals for limit violation of energy values and maximum power demand, can be
found.
The values of active and reactive energies are calculated from the input power values by
integrating them over a selected time tEnergy. The integration of active and reactive energy
values will happen in both forward and reverse directions. These energy values are available as
output signals and also as pulse outputs. Integration of energy values can be controlled by
inputs (STARTACC and STOPACC) and EnaAcc setting and it can be reset to initial values with
RSTACC input.
The maximum demand for active and reactive powers are calculated for the set time interval
tEnergy and these values are updated every minute through output channels. The active and
reactive maximum power demand values are calculated for both forward and reverse direction
and these values can be reset with RSTDMD input.
ETPMMTR
P* ACCINPRG
Q* EAFPULSE
STARTACC EARPULSE
STOPACC ERFPULSE
RSTACC ERRPULSE
RSTDMD EAFALM
EARALM
ERFALM
ERRALM
EAFACC
EARACC
ERFACC
ERRACC
MAXPAFD
MAXPARD
MAXPRFD
MAXPRRD
IEC14000019-1-en.vsd
IEC14000019 V1 EN-US
19.2.4 Signals
PID-6872-INPUTSIGNALS v3
PID-6872-OUTPUTSIGNALS v3
19.2.5 Settings
PID-6872-SETTINGS v3
The instantaneous output values of active and reactive power from the Measurements
function CVMMXN are used and integrated over a selected time tEnergy to measure the
integrated energy. Figure 646 shows the overall functionality of the energy calculation and
demand handling function ETPMMTR.
MAXPAFD
RSTDMD
MAXPARD
MAXPRFD
P
MAXPRRD
Zero Clamping Maximum Power
EAFALM
Detection Demand Calculation
Q EARALM
ERFALM
ERRALM
ACCINPRG
EAFPULSE
EARPULSE
ERFPULSE
Energy Accumulation ERRPULSE
STARTACC
Calculation EAFACC
EARACC
STOPACC
ERFACC
ERRACC
RSTACC
IEC13000185-2-en.vsd
IEC13000185 V2 EN-US
STOPACC
FALSE
STARTACC T
³1
& F ACCINPRG
EnaAcc &
q-1
RSTACC
RSTACC
EAFPrestVal
ACCINPRG
P* (ACTIVE FORWARD)
X
T
T EAFACC
60.0
F
F
&
q-1
1000 GWh T
-1 F
q 0.0
a
a>b
b
-1
q = unit delay
IEC13000187-5-en.vsdx
IEC13000187 V5 EN-US
tEnergyOffPls
EAFACC
a Counter q-1
a>b CU
1000 GWh b CV
Rst
tOff
t
R I q-1
0
÷ X
R I T
EAFPULSE
a TP
a>b F
b
EAFAccPlsQty ÷ 0
Counter
CU
CV
RSTACC
Rst
q-1
tEnergyOnPls
Figure 649: Logic for pulse generation of integrated active forward energy
The maximum demand values for active and reactive power are calculated for the set time
interval tEnergy. The maximum values are updated every minute and stored in a register
available over communication and from outputs MAXPAFD, MAXPARD, MAXPRFD and MAXPRRD for
the active and reactive power forward and reverse direction. When the RSTDMD input is active
from the local HMI reset menu, these outputs are reset to zero. The energy alarm is activated
once the periodic energy value crosses the energy limit ExLim. Figure 650 shows the logic of
alarm for active forward energy exceeds limit and Maximum forward active power demand
value. Similarly, the maximum power calculation and energy alarm outputs in the active
reverse, reactive forward and reactive reverse is implemented.
P (ACTIVE FORWARD)
Average Power
X a EAFALM
tEnergy Calculation a>b
b
EALim
RSTMAXD
0.0 T MAXPAFD
MAX F
q-1
q-1 = unit delay
IEC13000189-4-en.vsd
IEC13000189 V4 EN-US
Figure 650: Logic for maximum power demand calculation and energy alarm
Section 20 Ethernet
20.1 Access point
Device 1 Device 1
IEC16000092-1-en.vsdx
IEC16000092 V1 EN-US
Figure 651: Access points, non redundant (left) and redundant communication (right)
20.1.2 Settings
PID-6775-SETTINGS v4
PID-6637-SETTINGS v3
The access point diagnostics function blocks (RCHLCCH, SCHLCCH and FRONTSTATUS)
supervise communication. SCHLCCH is used for communication over the rear Ethernet ports,
RCHLCCH is used for redundant communications over the rear Ethernet ports and
FRONTSTATUS is used for communication over the front port. All access point function blocks
include output signal for denial of service.
SCHLCCH
LINKUP
DOSALARM
IEC16000044-1-en.vsdx
IEC16000044 V1 EN-US
RCHLCCH
REDLINKA
REDLINKB
DOSALARM
IEC16000045-1-en.vsdx
IEC16000045 V1 EN-US
20.2.3 Signals
PID-6818-OUTPUTSIGNALS v2
PID-6819-OUTPUTSIGNALS v2
PID-6819-MONITOREDDATA v2
20.3.1 Identification
GUID-B7AE0374-0336-42B8-90AF-3AE1C79A4116 v1
The RCHLCCH function block supervise the redundant communication on the two channels. If
no data package has been received on one (or both) channels within the last 10 s, the output
LinkAUp and/or LinkBUp is set to 0 which indicates an error.
Device 1 Device 2
AP1 AP1
PhyPortA PhyPortB PhyPortA PhyPortB
Switch A Switch B
Device 3 Device 4
IEC09000758-4-en.vsd
IEC09000758 V4 EN-US
For each message sent, the node sends two frames, one through each port. Both the frames
circulate in opposite directions over the ring. Every node forwards the frames it receives from
one port to another to reach the next node. When the originating sender node receives the
frame it sent, the sender node discards the frame to avoid loops
The RCHLCCH function block supervise the redundant communication on the two channels. If
no data package has been received on one (or both) channels within the last 10 s, the output
LinkAUp and/or LinkBUp is set to 0 which indicates an error.
Device 1 Device 2
AP1 AP1
PhyPortA PhyPortB PhyPortA PhyPortB
Device 3 Device 4
IEC16000038-1-en.vsdx
IEC16000038 V1 EN-US
The merging units (MU) are called so because they can gather analog values from one or more
measuring transformers, sample the data and send the data over process bus to other clients
(or subscribers) in the system. Some merging units are able to get data from classical
measuring transformers, others from non-conventional measuring transducers and yet others
can pick up data from both types.
20.4.2 Settings
PID-6770-SETTINGS v2
PID-6850-SETTINGS v3
20.5 Routes
A route is a specified path for data to travel between the source device in a subnetwork to the
destination device in a different subnetwork. A route consists of a destination address and the
address of the gateway to be used when sending data to the destination device, see Figure
656.
Default gateway
Gateway
Source Destination
IEC16000095-1-en.vsdx
IEC16000095 V1 EN-US
20.5.2 Settings
PID-6761-SETTINGS v2
Each IED is provided with several communication interfaces enabling it to connect to one or
many substation level systems or equipment, either on the Substation Automation (SA) bus or
Substation Monitoring (SM) bus.
Status of the protocols can be viewed in the LHMI under Main menu/Diagnostics/IED status/
Protocol diagnostics. The diagnostic values are:
IEC15000400-1-en.vsd
IEC15000400 V1 EN-US
IEC 61850 Ed.1 or Ed.2 can be chosen by a setting in PCM600. The IED is equipped with up to
six (order dependent) optical Ethernet rear ports for IEC 61850-8-1 station bus
communication.The IEC 61850-8-1 communication is also possible from the electrical Ethernet
front port. IEC 61850-8-1 protocol allows intelligent electrical devices (IEDs) from different
vendors to exchange information and simplifies system engineering. IED-to-IED
communication using GOOSE and client-server communication over MMS are supported.
Disturbance recording file (COMTRADE) uploading can be done over MMS or FTP.
When double Ethernet ports are activated, make sure that all ports are
connected to different subnets. For example: port 1 has IP address
198.168.101.10 with subnet mask 255.255.255.0, and port 2 has IP address
198.168.102.10 with subnet mask 255.255.255.0.
21.4.3 Settings
PID-6702-SETTINGS v3
M15031-1 v9
Function Value
Communication speed for the IEDs 9600 or 19200 Bd
Protocol DNP3.0
Communication speed for the IEDs 300–115200 Bd
Protocol TCP/IP, Ethernet
Communication speed for the IEDs 100 Mbit/s
Protocol LON
Communication speed for the IEDs 1.25 Mbit/s
Protocol SPA
Communication speed for the IEDs 300–38400 Bd
Generic communication function for Single Point indication (SPGAPC) is used to send one
single logical signal to other systems or equipment in the substation.
SPGAPC
BLOCK
^IN
IEC14000021-1-en.vsd
IEC14000021 V1 EN-US
SP16GAPC
BLOCK
^IN1
^IN2
^IN3
^IN4
^IN5
^IN6
^IN7
^IN8
^IN9
^IN10
^IN11
^IN12
^IN13
^IN14
^IN15
^IN16
IEC14000020-1-en.vsd
IEC14000020 V1 EN-US
PID-3780-INPUTSIGNALS v6
PID-3781-INPUTSIGNALS v6
The function does not have any parameters available in the local HMI or PCM600.
PID-3781-MONITOREDDATA v3
Upon receiving a signal at its input, Generic communication function for Single Point
indication (SPGAPC) function sends the signal over IEC 61850-8-1 to the equipment or system
that requests this signal. Additional configuration is needed with PCM600 or IET600 to get the
IEC 61850-8-1 communication established. For more information, refer to the Engineering
manual.
Generic communication function for measured values (MVGAPC) function is used to send the
instantaneous value of an analog signal to other systems or equipment in the substation. It
can also be used inside the same IED, to attach a RANGE aspect to an analog value and to
permit measurement supervision on that value.
MVGAPC
BLOCK ^VALUE
^IN RANGE
IEC14000022-1-en.vsd
IEC14000022 V1 EN-US
PID-6753-INPUTSIGNALS v1
PID-6753-OUTPUTSIGNALS v1
PID-6753-SETTINGS v1
Upon receiving an analog signal at its input, Generic communication function for Measured
Value (MVGAPC) will give the instantaneous value of the signal and the range, as output values.
Additional configuration is needed with PCM600 or IET600 to get the IEC 61850-8-1
communication established. For more information see the Engineering manual.
21.4.7.1 Identification
GUID-8C11DB9A-7844-4E1F-A6BB-D97ECE350FC1 v1
GOOSEDPRCV is used to receive a double point value using IEC 61850 protocol via GOOSE.
GOOSEDPRCV
BLOCK ^DPOUT
^SRCDPOUT DATAVALID
COMMVALID
TEST
IEC10000249-2-en.vsdx
IEC10000249 V2 EN-US
21.4.7.4 Signals
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block
are used for GOOSE connections. These connections are visible and possible to
make only if Easy GOOSE engineering is enabled. For instructions on how to
enable Easy GOOSE engineering in PCM600, refer to the Engineering Manual.
PID-6828-INPUTSIGNALS v3
PID-6828-OUTPUTSIGNALS v3
21.4.7.5 Settings
PID-6828-SETTINGS v3
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure
condition and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
Receiver in block 0 0 1 0
Receiver in block and communication 0 0 0 0
error
Receiver in test mode and incoming Updated 1 1 0
data with q= Normal
Receiver in test mode and incoming Updated 1 1 1
data with q= Test
Communication Error 0 0 0 0
The input of this GOOSE block must be linked either in SMT by means of a cross
or in ACT by means of a GOOSE connection (if easy GOOSE engineering is
enabled) to receive the double point values.
21.4.8.1 Identification
GUID-93A1E81B-1DE8-483A-BB3B-DB771EE66DC1 v1
GOOSEINTRCV is used to receive an integer value using IEC 61850 protocol via GOOSE.
GOOSEINTRCV
BLOCK ^INTOUT
^SRCINTOUT DATAVALID
COMMVALID
TEST
IEC10000250-2-en.vsd
IEC10000250 V2 EN-US
21.4.8.4 Signals
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block
are used for GOOSE connections. These connections are visible and possible to
make only if Easy GOOSE engineering is enabled. For instructions on how to
enable Easy GOOSE engineering in PCM600, refer to the Engineering Manual.
PID-6829-INPUTSIGNALS v3
PID-6829-OUTPUTSIGNALS v3
21.4.8.5 Settings
PID-6829-SETTINGS v3
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure
condition and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
The input of this GOOSE block must be linked either in SMT by means of a cross
or in ACT by means of a GOOSE connection (if easy GOOSE engineering is
enabled) to receive the integer values.
21.4.9.1 Identification
GUID-B1FFBE08-C823-4A58-9FE0-A9A20DA6BB44 v1
GOOSEMVRCV is used to receive measured value using IEC 61850 protocol via GOOSE.
GOOSEMVRCV
BLOCK ^MVOUT
^SRCMVOUT DATAVALID
COMMVALID
TEST
IEC10000251-2-en.vsd
IEC10000251 V2 EN-US
21.4.9.4 Signals
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block
are used for GOOSE connections. These connections are visible and possible to
make only if Easy GOOSE engineering is enabled. For instructions on how to
enable Easy GOOSE engineering in PCM600, refer to the Engineering Manual.
PID-6830-INPUTSIGNALS v3
PID-6830-OUTPUTSIGNALS v3
21.4.9.5 Settings
PID-6830-SETTINGS v3
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure
condition and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
The input of this GOOSE block must be linked either in SMT by means of a cross
or in ACT by means of a GOOSE connection (in case easy GOOSE engineering is
enabled) to receive the measured value.
21.4.10.1 Identification
GUID-F2B30A70-842E-435E-8FAB-B1E58B9C0164 v1
GOOSESPRCV is used to receive a single point value using IEC 61850 protocol via GOOSE.
GOOSESPRCV
BLOCK ^SPOUT
^SRCSPOUT DATAVALID
COMMVALID
TEST
IEC10000248-2-en.vsd
IEC10000248 V2 EN-US
21.4.10.4 Signals
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block
are used for GOOSE connections. These connections are visible and possible to
make only if Easy GOOSE engineering is enabled. For instructions on how to
enable Easy GOOSE engineering in PCM600, refer to the Engineering Manual.
PID-6832-INPUTSIGNALS v3
PID-6832-OUTPUTSIGNALS v3
21.4.10.5 Settings
PID-6832-SETTINGS v3
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure
condition and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
Receiver in block 0 0 1 0
Receiver in block and communication 0 0 0 0
error
Receiver in test mode and incoming Updated 1 1 0
data with q= Normal
Receiver in test mode and incoming Updated 1 1 1
data with q= Test
Communication Error 0 0 0 0
The input of this GOOSE block must be linked either in SMT by means of a cross
or in ACT by means of a GOOSE connection (if easy GOOSE engineering is
enabled) to receive the binary single point values.
GOOSE communication can be used for exchanging information between IEDs via the IEC
61850-8-1 station communication bus. This is typically used for sending apparatus position
indications for interlocking or reservation signals for 1-of-n control. GOOSE can also be used to
exchange any boolean, integer, double point and analog measured values between IEDs.
GOOSEINTLKRCV
BLOCK ^RESREQ
^SRCRESREQ ^RESGRANT
^SRCRESGR ^APP1_OP
^SRCAPP1 ^APP1_CL
^SRCAPP2 APP1VAL
^SRCAPP3 ^APP2_OP
^SRCAPP4 ^APP2_CL
^SRCAPP5 APP2VAL
^SRCAPP6 ^APP3_OP
^SRCAPP7 ^APP3_CL
^SRCAPP8 APP3VAL
^SRCAPP9 ^APP4_OP
^SRCAPP10 ^APP4_CL
^SRCAPP11 APP4VAL
^SRCAPP12 ^APP5_OP
^SRCAPP13 ^APP5_CL
^SRCAPP14 APP5VAL
^SRCAPP15 ^APP6_OP
^APP6_CL
APP6VAL
^APP7_OP
^APP7_CL
APP7VAL
^APP8_OP
^APP8_CL
APP8VAL
^APP9_OP
^APP9_CL
APP9VAL
^APP10_OP
^APP10_CL
APP10VAL
^APP11_OP
^APP11_CL
APP11VAL
^APP12_OP
^APP12_CL
APP12VAL
^APP13_OP
^APP13_CL
APP13VAL
^APP14_OP
^APP14_CL
APP14VAL
^APP15_OP
^APP15_CL
APP15VAL
COMMVALID
TEST
IEC07000048-4-en.vsd
IEC07000048 V4 EN-US
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block
are used for GOOSE connections. These connections are visible and possible to
make only if Easy GOOSE engineering is enabled. For instructions on how to
enable Easy GOOSE engineering in PCM600, refer to the Engineering Manual.
PID-6831-INPUTSIGNALS v3
PID-6831-OUTPUTSIGNALS v3
PID-6831-SETTINGS v3
The APPxVAL output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure
condition and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
Receiver in block 0 0 1 0
Receiver in block and communication 0 0 0 0
error
Receiver in test mode and incoming Updated 1 1 0
data with q= Normal
Receiver in test mode and incoming Updated 1 1 1
data with q= Test
Communication Error 0 0 0 0
At least one of the inputs of this GOOSE block must be linked either in SMT by
means of a cross or in ACT by means of a GOOSE connection (if easy GOOSE
engineering is enabled) to receive any data. Only those outputs whose source
input is linked/connected will be updated.
GOOSEBINRCV
BLOCK ^OUT1
^SRCOUT1 DVALID1
^SRCOUT2 ^OUT2
^SRCOUT3 DVALID2
^SRCOUT4 ^OUT3
^SRCOUT5 DVALID3
^SRCOUT6 ^OUT4
^SRCOUT7 DVALID4
^SRCOUT8 ^OUT5
^SRCOUT9 DVALID5
^SRCOUT10 ^OUT6
^SRCOUT11 DVALID6
^SRCOUT12 ^OUT7
^SRCOUT13 DVALID7
^SRCOUT14 ^OUT8
^SRCOUT15 DVALID8
^SRCOUT16 ^OUT9
DVALID9
^OUT10
DVALID10
^OUT11
DVALID11
^OUT12
DVALID12
^OUT13
DVALID13
^OUT14
DVALID14
^OUT15
DVALID15
^OUT16
DVALID16
COMMVALID
TEST
IEC07000047-4-en.vsd
IEC07000047 V4 EN-US
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block
are used for GOOSE connections. These connections are visible and possible to
make only if Easy GOOSE engineering is enabled. For instructions on how to
enable Easy GOOSE engineering in PCM600, refer to the Engineering Manual.
PID-6827-INPUTSIGNALS v3
PID-6827-OUTPUTSIGNALS v3
PID-6827-SETTINGS v3
The DVALIDx output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure
condition and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
Receiver in block 0 0 1 0
Receiver in block and communication 0 0 0 0
error
Receiver in test mode and incoming Updated 1 1 0
data with q= Normal
Receiver in test mode and incoming Updated 1 1 1
data with q= Test
Communication Error 0 0 0 0
At least one of the inputs of this GOOSE block must be linked either in SMT by
means of a cross or in ACT by means of a GOOSE connection (if easy GOOSE
engineering is enabled) to receive any data. Only those outputs whose source
input is linked/connected will be updated.
21.4.13.1 Identification
GUID-4B23D0CF-F298-4BBC-B833-1B8CC98D1604 v1
The GOOSE XLN Receive component is used to collect information from another device’s
XCBR/XSWI logical node sent over process bus via GOOSE. The GOOSE XLN Receive
component includes 12 different outputs (and their respective channel valid bits) with defined
names to ease the 61850 mapping of the GOOSE signals in the configuration process.
GOOSEXLNRCV
BLOCK ^BEH
^SRCBEH BEH_VALID
^SRCLOC ^LOC
^SRCBLKOPN LOC_VALID
^SRCBLKCLS ^BLKOPN
^SRCPOS BLKOPN_VALID
^SRCOPCNT ^BLKCLS
^SRCBLK BLKCLS_VALID
^SRCSTSELD ^POSVAL
^SRCOPRCVD POSVAL_VALID
^SRCOPOK ^OPCNT
^SRCEEHLT OPCNT_VALID
^SRCOPCAP ^BLK
BLK_VALID
^STSELD
STSELD_VALID
^OPRCVD
OPRCVD_VALID
^OPOK
OPOK_VALID
^EEHEALTH
EEHEALTH_VALID
^OPCAP
OPCAP_VALID
COMMVALID
TEST
IEC16000036-1-en.vsdx
IEC16000036 V1 EN-US
21.4.13.4 Signals
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block
are used for GOOSE connections. These connections are visible and possible to
make only if Easy GOOSE engineering is enabled. For instructions on how to
enable Easy GOOSE engineering in PCM600, refer to the Engineering Manual.
PID-6643-INPUTSIGNALS v3
PID-6643-OUTPUTSIGNALS v3
21.4.13.5 Settings
PID-6643-SETTINGS v3
The xxx_VALID outputs will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure
condition and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
At least one of the inputs of this GOOSE block must be linked either in SMT by
means of a cross or in ACT by means of a GOOSE connection (if easy GOOSE
engineering is enabled) to receive any data. Only those outputs whose source
input is linked/connected will be updated.
The function blocks are not represented in the configuration tool. The signals
appear only in the SMT tool when merging units (MU) are included in the
configuration with the Ethernet configuration tool. In the SMT tool they can be
mapped to the desired virtual input (SMAI) of the IED and used internally in the
configuration.
21.5.3 Signals
GUID-942C81AD-22D9-438F-95FA-1972BA2BE2E5 v1
The output signals are the same for all MUs so only the table for MU1_HW is included in this
manual.
PID-6850-OUTPUTSIGNALS v3
PID-6850-SETTINGS v3
The merging units (MUs) are situated close to the primary equipment, like circuit breakers,
isolators, etc. The MUs have the capability to gather measured values from measuring
transformers, non-conventional transducers or both. The gathered data are then transmitted
to subscribers over the process bus, utilizing the IEC/UCA 61850-9-2LE protocol.
The IED communicates with the MUs over the process bus via the rear access points. For the
user, the MU appears in the IED as a normal analogue input module and is engineered in the
very same way.
IED
Application
Station Wide
Preprocessing blocks Preprocessing blocks GPS Clock
SMAI SMAI
MU1 MU2
Splitter
Electrical-to-
Optical Converter
1PPS
TRM module
Access Point
110 V 1A 1A
IEC/UCA 61850-9-2LE
Ethernet Switch
IEC/UCA 61850-9-2LE
IEC/UCA 61850-9-2LE
Combi Combi
CT CT
Sensor Sensor
Conventional VT
IEC080000723enOriginal.vsd
IEC08000072 V3 EN-US
Figure 668: Example of signal path for sampled analogue values from MU and
conventional CT/VT
The function has the following alarm signals:
• MUDATA:
• Ok[0] indicates that the merging unit samples are received from the merging unit
and are accepted.
• ERROR[1] indicates that the merging unit samples are generated by internal
substitution.
• SYNCH:
• OK[0] indicates
• when SyncLostMode = Block, and the time quality of the hardware is within
the set value [SyncAccLevel=1us, 4us or Unspecified]
• when SyncLostMode = BlockOnLostUTC, the time quality of the hardware is
within the set value [SyncAccLevel=1us, 4us or Unspecified] [AND] IED
receives global common time[UTC] from any of the FineSyncSource like IRIG-
B, PTP or GPS.
• when SyncLostMode = NoBlock
• ERROR[1] indicates
• when SyncLostMode = Block, and the time quality of the hardware is not
within the set value [SyncAccLevel=1us, 4us or Unspecified]
• when SyncLostMode = BlockonLostUTC, the time quality of the hardware is
not within the set value [SyncAccLevel=1us, 4us or Unspecified] [OR] IED
doesn't receive global common time[UTC] from any of the FineSyncSource
like IRIG-B, PTP or GPS.
• SMPLLOST:
• NO[0] indicates that the merging unit samples are received from the merging unit
and are accepted
• YES[1] indicates
• when merging unit data are generated by internal substitution
• when one/more channel's Quality is not good
• when merging unit is in Testmode/detailed quality=Test, IED is not in test
mode
• MUSYNCH:
• OK[0] indicates
• when SyncLostMode = Block/BlockOnLostUTC, the time quality of the
hardware is within the set value [SyncAccLevel=1us, 4us or Unspecified] [AND]
merging unit is time synchronized [smpSynch flag in datastream is not equal
to 0] [AND] the hardware time matches the time in the datastream within 10
ms.
• when SyncLostMode = NoBlock, the merging unit samples are received
• ERROR[1] indicates
• when SyncLostMode = Block/BlockOnLostUTC, the time quality of the
hardware is not within the set value [SyncAccLevel=1us, 4us or Unspecified]
[OR] merging unit is not time synchronized [smpSynch flag in datastream is
equal to 0] [OR] the hardware time is out of 10 ms from the time in the
datastream.
• when SyncLostMode = NoBlock, the merging unit samples are not received
• TESTMODE:
• NO[0] indicates that No merging unit analog channels are in testmode
• YES[1] indicates that one/more subscribed channels are in testmode
• SIMMODE:
• NO[0] indicates that normal data is received and are accepted
• YES[1] indicates that the received datastream is tagged as simulated and are
accepted
7. IED time quality of hardware is not good [not within set value SyncAccLevel] and
SyncLostMode = Block/BlockOnLostUTC
8. Merging unit channel reported with quality other than good
9. Merging unit channel/channels is/are in testmode and the IED is not in testmode
During Internal substitution, the functions connected to that particular merging unit will be
blocked and the merging unit channel's analog values will be forced to 0 with quality as Invalid,
Substituted, Failure.
Timeout
TSYNCERR Indicates that there is some timeout on any configured time source or the time
quality is worse than specified in SynchAccLevel. The timeout is individually specified per time
source (PPS, IRIG-B, SNTP etc.) See section "Time synchronization TIMESYNCHGEN"
Introduction GUID-9D9A73FA-505E-4936-BB55-E7D86AB8023B v1
Conditional blocking is a concept in the 670 series which improves resilience against errors in
network communication, time synchronization, and hardware. This is important for digital
substations where analogue data (some or even all) is sourced from the IEC61850 9-2 MUs
(merging units).
To make conditional blocking work as intended, there are configuration rules that need to be
followed. If an incorrect configuration is deployed, the IED functionality may be blocked
inadvertently, thereby reducing the availability of protection functions. An incorrect
configuration also increases the sensitivity to single point failures.
With a proper configuration, on the other hand, only functions directly affected by an error will
be blocked, while other functions will continue to operate.
Implementation GUID-D9880430-E6D6-42EE-B315-7E9279BEC913 v1
In Figure 669, two functions are shown, F1 and F2, where F1 takes data only from MU1, while F2
takes data from both MU1 and MU2.
3Ph Group
MU1 SMAI F1
3Ph Group
MU2 SMAI F2
IEC18001012-1-en.vsdx
IEC18001012 V1 EN-US
Function F1 is independent of MU2, if MU2 is lost, this will not affect F1. It will execute its
algorithms as long as data from MU1 is available. Note that F1 will operate even with poor time
synchronization. This is possible because F1 only depends on data from a single MU.
Function F2 on the other hand, depends on the correct information and time synchronized
data being available from both MU1 and MU2. If any of the MUs fail, or if any of them indicates
the loss of time synchronization, F2 will be blocked.
• Hardware errors (for example, network switches and fibers, station clock failures etc.)
Depending on how the IED is configured, these kinds of errors will have a bigger or smaller
impact on how much of the IED functionality that is blocked.
IEC18001013-1-en.vsdx
IEC18001013 V1 EN-US
Assume, that the user has configured one step in the OC4PTOC as non-directional, and
another step as directional. Because the analogue data comes from two different MUs, the
user should understand that the data from both MUs must be available and both must indicate
that they are time synchronized, for the directional step to operate.
Due to the way conditional blocking works, if one or both of the MUs indicate poor time
synchronization, then the entire function will be blocked. Unfortunately, in this example, this
will also block the non-directional over-current step, although it would be perfectly capable of
operating without time synchronization.
IEC18001014-1-en.vsdx
IEC18001014 V1 EN-US
This is an example of how the user needs to configure the IED to ensure conditional blocking
works as intended.
Another way to avoid conditional blocking is to take currents as well as voltages from the
same MU. Thus, the usage of multiple SMAIs in itself is not a trigger of conditional blocking,
but the usage of multiple MUs can be. This also implies that hardware-wise, one should try to
not divide a 3-phase group of currents and voltages over multiple MUs, when this is possible
(this is really a consideration for the substation hardware setup).
SDEPSDE
VRPVOC
LDRGFC
CVGAPC
• Each step can be set differently with respect to directionality: Overcurrent1, Overcurrent2,
Undercurrent1, Undercurrent2, Overvoltage1, Overvoltage2, Undervoltage1, Undervoltage2
To begin with, a suitable station clock must be available. ABB recommends that PTP is used as
a time synchronization protocol.
Further, it is recommended that at least two station clocks are connected to the substation
network. This is to avoid the single point of failure. If one clock encounters an error, or loses its
connection to the network, the other clock will seamlessly take over the time synchronization
task, and thus avoid blocking due to lost time synchronization.
It is also required that PTP is active on all ports that send or receive sampled data on all
devices, to secure that the system time is common for all devices.
This means that during a transition, for example, when a clock regains time from the GPS
system after drifting for some time, there can be different times in different parts of a
substation.
GMC
MU2
REX 670
MU1 MU3
SAM600 - TS CT VT
IEC18001015-1-en.vsdx
IEC18001015 V1 EN-US
If the station clock is out of order for some time and then regains good synch from, for
example, the satellite system, the correct time will reach MU2 and the 670 first. Then, it will
propagate to MU1 and MU3 through the boundary clock in the 670. This means, that for a short
duration, MU1 and MU2 will both appear to be synchronized, but they will in practice have
different times. If the protection is not blocked during this condition, user will get a false trip.
To fix this problem, the synch-lost signal from the merging units is prolonged for 16 seconds in
the 670. The synch-lost signal is used for conditional blocking of protections which use data
from the TRM of the IED in combination with a merging unit. The maximum time frame
specified by IEC61850-9-3 to propagate the time and resynchronize is 16 seconds.
The same time frame applies for the internal synchronization of the 670. In the scenario where
PTP is used in combination with 9-2, the synch-lost signal is also prolonged with 16 seconds.
Again, this delay is needed to ensure that the correct time has propagated to all units before
blocked functions are released for operation.
The quality expander component is used to display the detailed quality of an IEC/UCA
61850-9-2LE analog channel. The component expands the channel quality output of a Merging
Unit analog channel received in the IED as per the IEC 61850-7-3 standard. This component can
be used during the ACT monitoring to get the particular channel quality of the Merging Unit.
The expanded quality bits are visible on the outputs as per IEC 61850-7-3 standard. When
written to IED, the configuration will show the expanded form of the respective MU channel
quality information during the online monitoring in the ACT.
The validity status of the quality as described in IEC 61850-7-3 is expanded to Good, Invalid,
Reserved and Questionable (QUEST) outputs.
The detailed quality as described in IEC 61850-7-3 is expanded to Overflow, Out of Range
(OUTRANGE), Bad reference (BADREF), Oscillatory (OSC), Failure, old data, inconsistent
(INCONS) and inaccurate (INACC) outputs.
The source status of the quality as described in IEC 61850-7-3 is expanded to Process and
Substituted (SUBST) outputs.
The other quality statuses (Test, Operator Blocked (OPBLKD) and Derived) are shown as they
are.
The derived quality is the extension to IEC 61850-7-3. If the derived bit is set to 1, it indicates
that there is no physical sensor within the system to determine the value, but the value is
derived from a combination of values from other physical sensors. Typically, I4 or U4 are
derived if they are calculated as the sum of the three phase quantities.
The configured MU channel quality as described in IEC 61850-7-3 is available on LHMI. This can
be viewed under Main Menu/Diagnostics/Merging units/MUX:XXXX/XX Quality.
IEC16000074-1-en.vsdx
IEC16000074 V1 EN-US
SEMOD172236-2 v3
An optical network can be used within the substation automation system. This enables
communication with the IED through the LON bus from the operator’s workplace, from the
control center and also from other terminals.
In this document the most common addresses for commands and events are available. For
other addresses, refer to section Related documents.
It is assumed that the reader is familiar with LON communication protocol in general.
PID-593-SETTINGS v11
PID-4147-SETTINGS v7
M15083-3 v3
The speed of the network depends on the medium and transceiver design. With protection and
control devices, fiber optic media is used, which enables the use of the maximum speed of 1.25
Mbits/s. The protocol is a peer-to-peer protocol where all the devices connected to the
network can communicate with each other. The own subnet and node number are identifying
the nodes (max. 255 subnets, 127 nodes per one subnet).
The LON bus links the different parts of the protection and control system. The measured
values, status information, and event information are spontaneously sent to the higher-level
devices. The higher-level devices can read and write memorized values, setting values, and
other parameter data when required. The LON bus also enables the bay level devices to
communicate with each other to deliver, for example, interlocking information among the
terminals without the need of a bus master.
The LonTalk protocol supports two types of application layer objects: network variables and
explicit messages. Network variables are used to deliver short messages, such as measuring
values, status information, and interlocking/blocking signals. Explicit messages are used to
transfer longer pieces of information, such as events and explicit read and write messages to
access device data.
The benefits achieved from using the LON bus in protection and control systems include direct
communication among all terminals in the system and support for multi-master
implementations. The LON bus also has an open concept, so that the terminals can
communicate with external devices using the same standard of network variables.
For double indications, only the first eight inputs 1–8 must be used. Inputs 9–16 can be used
for other types of events at the same EVENT block.
Three EVENT function blocks EVENT:1 to EVENT:3 running with a fast loop time (3 ms) are
available as basic in the IEDs.. The remaining EVENT function blocks EVENT:4 to EVENT:9 run
with a loop time of 8 ms and EVENT:10 to EVENT:20 run with a loop time of 100 ms. The EVENT
blocks are used to send binary signals, integers, real time values like analogue data from
measuring functions and mA input modules as well as pulse counter signals.
16 pulse counter value function blocks PCFCNT:1 to PCFCNT:16, and 24 mA input service values
function blocks SMMI1_In1 to 6 – SMMI4_In1 to 6 are available in the IEDs.
The first LON address in every EVENT function block is found in table 954. The formula for
calculating the LON address is:
For instance, the first pin at Event block number 2 has the address: (2-1)×16 +1 +1023 = 1040
• No events
• OnSet, at pick-up of the signal
• OnReset, at drop-out of the signal
• OnChange, at both pick-up and drop-out of the signal
• AutoDetect, the EVENT function makes the reporting decision (reporting criteria for
integers has no semantic, prefer to be set by the user)
All analog values are reported cyclic. The reporting interval is taken from the connected
function if there is a limit supervised signal. Otherwise it is taken from the EVENT function
block.
Both the SPA-bus command messages (R or W) and the reply messages (D, A or N) are sent
using the same message code. It is mandatory that one device sends out only one SPA-bus
message at a time to one node and waits for the reply before sending the next message.
For commands from the operator workplace to the IED for apparatus control, that is the
function blocks type SCSWI 1 to 30, SXCBR 1 to 18 and SXSWI 1 to 24, the SPA addresses are
according to table 955.
SEMOD116913-2 v2
Table 955: SPA addresses for commands from the operator workplace to the IED for apparatus control
Name Function SPA Description
block address
BL_CMD SCSWI01 1 I 5115 SPA parameters for block
command
BL_CMD SCSWI02 1 I 5139 SPA parameters for block
command
BL_CMD SCSWI02 1 I 5161 SPA parameters for block
command
BL_CMD SCSWI04 1 I 5186 SPA parameters for block
command
BL_CMD SCSWI05 1 I 5210 SPA parameters for block
command
BL_CMD SCSWI06 1 I 5234 SPA parameters for block
command
BL_CMD SCSWI07 1 I 5258 SPA parameters for block
command
BL_CMD SCSWI08 1 I 5283 SPA parameters for block
command
BL_CMD SCSWI09 1 I 5307 SPA parameters for block
command
BL_CMD SCSWI10 1 I 5331 SPA parameters for block
command
BL_CMD SCSWI11 1 I 5355 SPA parameters for block
command
BL_CMD SCSWI12 1 I 5379 SPA parameters for block
command
BL_CMD SCSWI13 1 I 5403 SPA parameters for block
command
BL_CMD SCSWI14 1 I 5427 SPA parameters for block
command
BL_CMD SCSWI15 1 I 5451 SPA parameters for block
command
BL_CMD SCSWI16 1 I 5475 SPA parameters for block
command
BL_CMD SCSWI17 1 I 5499 SPA parameters for block
command
Table continues on next page