Professional Documents
Culture Documents
SCALE-iDriver Family
Up to 8 A Single Channel IGBT/MOSFET Gate Driver
Providing Reinforced Galvanic Isolation
VCE
Primary-Side Secondary-Side
Logic Logic
VGXX
IN
Fault VISO
Output SO VTOT
+
VIN GH -
VCC
FluxLink
VVCC + GL
-
GND
VEE
COM
PI-7949-072616
Figure 1. Typical Application Schematic.
VCE
+
VDES
VGXX
COM
SHORT-CIRCUIT BOOTSTRAP
DETECTION CHARGE PUMP VISO
VCC
LEVEL
ASSD
SHIFTER
GH
FluxLink
SO
TRANSCEIVER TRANSCEIVER
(BIDIRECTIONAL) (BIDIRECTIONAL)
VISO
GL
GND
CORE LOGIC
SUPPLY
MONITORING
AUXILIARY
CORE LOGIC POWER SUPPLIES COM
IN SUPPLY
MONITORING
AUXILIARY VISO
POWER SUPPLIES
VEE CONTROL VEE
PI-7654-092216
2
Rev. G 05/18 www.power.com
SID11x2K
Power Supplies connected to the GH pin and turn-off gate resistor RGOFF to the GL pin.
The SID11x2K requires two power supplies. One is the primary-side If both gate resistors have the same value, the GL and GH pins can be
(V VCC) which powers the primary-side logic and communication with connected together. Note: The SCALE-iDriver data sheet defines the
the secondary (insulated) side. One supply voltage is required for the RGH and RGL values as total resistances connected to the respective
secondary-side, V TOT is applied between the VISO pin and the COM pins GH and GL. Note that most power semiconductor data sheets
pin. V TOT needs to be insulated from the primary-side and must specify an internal gate resistor RGINT which is already integrated into
provide at least the same insulation capabilities as the SCALE-iDriver. the power semiconductor switch. In Addition to RGINT, external
V TOT must have a low capacitive coupling to the primary or any other resistor devices RGON and RGOFF are specified to setup the gate current
secondary-side. The positive gate-emitter voltage is provided by V VISO levels to the application requirements. Consequently, RGH is the sum
which is internally generated and stabilized to 15 V (typically) with of RGON and RGINT, as shown in Figures 9 and 10. Careful consideration
respect to VEE. The negative gate-emitter voltage is provided by V VEE should be given to the power dissipation and peak current associated
with respect to COM. Due to the limited current sourcing capabilities with the external gate resistors.
of the VEE pin, any additional load needs to be applied between the
VISO and COM pins. No additional load between VISO and VEE pins The GH pin output current source (IGH) of SID1182K is capable of
or between VEE and COM pins is allowed. handling up to 7.3 A during turn-on, and the GL pin output current
source (IGL) is able to sink up to 8.0 A during turn-off. The SCALE-
Input and Fault Logic (Primary-Side) iDriver’s internal resistances are described as RGHI and RGLI respec-
The input (IN) and output (SO) logic is designed to work directly with tively. If the gate resistors for SCALE-iDriver family attempt to draw
micro-controllers using 5 V CMOS logic. If the physical distance a higher peak current, the peak current will be internally limited to a
between the controller and the SCALE-iDriver is large or if a different safe value, see Figures 6 and 7. Figure 8 shows the peak current
logic level is required the resistive divider in Figure 5, or Schmitt-trigger
ICs (Figures 13 and 14) can be used. Both solutions adjust the logic level 9
PI-7910-121516
as necessary and will also improve the driver’s noise immunity.
Turn-On Peak Gate Current IGH (A)
Gate driver commands are transferred from the IN pin to the GH and 8
GL pins with a propagation delay tP(LH) and tP(HL).
7
During normal operation, when there is no fault detected, the SO pin
stays at high impedance (open). Any fault is reported by connecting 6
the SO pin to GND. The SO pin stays low as long as the V VCC voltage
(primary-side) stays below UVLOVCC, and the propagation delay is 5
negligible. If desaturation is detected (there is a short-circuit), or the
supply voltages V VISO, V VEE, (secondary-side) drop below UVLOVISO, 4
UVLOVEE, the SO status changes with a delay time tFAULT and keeps
status low for a time defined as tSO. In case of a fault condition the 3
driver applies the off-state (the GL pin is connected to COM). During RGH = 4 Ω, RGL = 3.4 Ω, CLOAD = 47 nF
the tSO period, command signal transitions from the IN pin are 2 RGH = 4 Ω, RGL = 3.4 Ω, CLOAD = 100 nF
ignored. A new turn-on command transition is required before the RGH = RGL = 0 Ω, CLOAD = 47 nF
driver will enter the on-state. 1
The SO pin current is defined as ISO; voltage during low status is
0
defined as VSO(FAULT).
-60 -40 -20 0 20 40 60 80 100 120 140
Output (Secondary-Side)
The gate of the power semiconductor switch to be driven can be Ambient Temperature (°C)
connected to the SCALE-iDriver output via pins GH and GL, using two Figure 6. Turn-On Peak Output Current (Source) vs. Ambient Temperature.
different resistor values. Turn-on gate resistor RGON needs to be Conditions: VCC = 5 V, V TOT = 25 V, fS = 20 kHz, Duty Cycle = 50%.
3
www.power.com Rev. G 05/18
SID11x2K
0 7
PI-7912-042816
PI-7911-042816
Turn-Off Peak Gate Current IGL (A)
-1
RGH = 4 Ω, RGL = 3.4 Ω, CLOAD = 47 nF 6
-2 RGH = 4 Ω, RGL = 3.4 Ω, CLOAD = 100 nF
-4
4
-5
3
-6
-7 2
IGH, Turn-On Peak Gate Current
-8 IGL, Turn-Off Peak Gate Current
1
-9
-10 0
-60 -40 -20 0 20 40 60 80 100 120 140 20 21 22 23 24 25 26 27 28 29 30
that can be achieved for a given supply voltage for same gate resistor
values, load capacitance and layout design.
Short-Circuit Protection
SCALE-iDriver
The SCALE-iDriver uses the semiconductor desaturation effect to
detect short-circuits and protects the device against damage by RVCE RVCEX
employing an Advanced Soft Shut Down (ASSD) technique. Desatu- VCE
ration can be detected using two different circuits, either with diode
sense circuitry DVCE (Figure 10) or with resistors RVCEX (Figure 9). With VGXX CRES DCL
the help of a well stabilized V VISO and a Schottky diode (DSTO) connected CGXX
between semiconductor gate and VISO pin the short-circuit current
VISO
value can be limited to a safe value.
DSTO
During the off-state, the VCE pin is internally connected to the COM RGON
GH Collector
pin and CRES is discharged (red curve in Figure 11 represents the
Gate RGINT
potential of the VCE pin). When the power semiconductor switch RGOFF
GL
receives a turn-on command, the collector-emitter voltage (VCE)
decreases from the off-state level same as the DC-link voltage to a Emitter
normally much lower on-state level (see blue curve in Figure 11) and VEE
CRES begins to be charged up to the VCE saturation level (VCE SAT). CRES
charging time depends on the resistance of RVCEX (Figure 9), DC-link COM
voltage and CRES and RVCE value. The VCE voltage during on-state is
continuously observed and compared with a reference voltage, VDES.
The VDES level is optimized for IGBT applications. As soon as VCE>VDES
PI-7952-080416
(red circle in Figure 11), the driver turns off the power semiconductor
switch with a controlled collector current slope, limiting the VCE
overvoltage excursions to below the maximum collector-emitter Figure 9. Short-Circuit Protection using a Resistor Chain RVCEX.
voltage (VCES). Turn-on commands during this time and during tSO are
ignored, and the SO pin is connected to GND.
and power-down. Any supply voltage related to VCC, VISO, VEE and
The response time tRES is the CRES charging time and describes the VGXX pins should be stabilized using ceramic capacitors C1, CS1X, CS2X,
delay between VCE asserting and the voltage on the VCE pin rising CGXX respectively as shown in Figures 13 and 14. After supply
(see Figure 11). Response time should be long enough to avoid false voltages reach their nominal values, the driver will begin to function
tripping during semiconductor turn-on and is adjustable via RRES and after a time delay tSTART.
CRES (Figure 10) or RVCE and CRES (Figure 9) values. It should not be
Short-Pulse Operation
longer than the period allowed by the semiconductor manufacturer.
If command signals applied to the IN pin are shorter than the minimum
Safe Power-Up and Power-Down specified by tGE(MIN), then SCALE-iDriver output signals, GH and GL
During driver power-up and power-down, several unintended input / pins, will extend to value tGE(MIN). The duration of pulses longer than
output states may occur. In order to avoid these effects, it is tGE(MIN) will not be changed.
recommended that the IN pin is kept at logic low during power-up
4
Rev. G 05/18 www.power.com
SID11x2K
SCALE-iDriver
V
RVCE DVCE
VCE
DSTO
RGON
GH Collector VCE SAT
Emitter
VEE VCE Pin Signal
COM
COM
PI-7951-080416 PI-7671-093016
Figure 10. Short-Circuit Protection Using Rectifier Diode DVCE. Figure 11. Short-Circuit Protection Using Resistors Chain RVCEX.
Advanced Soft Shut Down (ASSD) to a safe value. At the end of period P1, VGE is reduced during tFSSD1.
This function is activated after a short-circuit is detected. It protects Due to collector current decrease a small VCE overvoltage is seen.
the power semiconductor switch against destruction by ending the During tFSSD1 VGE is further reduced and the gate of the power
turn-on state and limiting the current slope in order to keep momen- semiconductor switch is further discharged. During tFSSD2 additional
tary VCE overvoltages below VCES. This function is particularly suited to small VCE overvoltage events may occur. Once VGE drops below the
IGBT applications. Figure 12 shows how the ASSD function operates. gate threshold of the IGBT, the collector current has decayed almost to
The VCE desaturation is visible during time period P1 (yellow line). zero and the remaining gate charge is removed ‒ ending the short-
During this time, the gate-emitter voltage (green line) is kept very circuit event. The whole short-circuit current detection and safe
stable. Collector current (pink line) is also well stabilized and limited switch-off is lower than 10 µs (8 µs in this example).
VGE
tFSSD1
IGE VCE
ICE
tFSSD2
P1
5
www.power.com Rev. G 05/18
SID11x2K
Application Examples and Components Selection CS11 and CS12. The gate charge will vary according to the type of
power semiconductor switch that is being driven. Typically, CS11 + CS12
Figures 13 and 14 show the schematic and typical components used should be at least 3 mF multiplied by the total gate charge of the
for a SCALE-iDriver design. In both cases the primary-side supply power semiconductor switch (QGATE) divided by 1 mC. A 10 nF capacitor
voltage (V VCC) is connected between VCC and GND pins and supported CGXX is connected between the GH and VGXX pins.
through a supply bypass ceramic capacitor C1 (4.7 mF typically). If the
command signal voltage level is higher than the rated IN pin voltage The gate of the power semiconductor switch is connected through
(in this case 15 V) a resistive voltage divider should be used. Additional resistor RGON to the GH pin and by RGOFF to the GL pin. If the value of
capacitor CF and Schmitt trigger IC1 can be used to provide input RGON is the same as RGOFF the GH pin can be connected to the GL pin
signal filtering. The SO output has 5 V logic and the RSO is selected and a common gate resistor can be connected to the gate. In each
so that it does not exceed absolute maximum rated ISO current. case, proper consideration needs to be given to the power dissipation
and temperature performance of the gate resistors.
The secondary-side isolated power supply (V TOT) is connected between
VISO and COM. The positive voltage rail (V VISO) is supported through To ensure gate voltage stabilization and collector current limitation
4.7 µF ceramic capacitors CS21 and CS22 connected in parallel. The during a short-circuit, the gate is connected to the VISO pin through
negative voltage rail (V VEE) is similarly supported through capacitors a Schottky diode DSTO (for example PMEG4010).
SCALE-iDriver
RVCE RVCE2-11
120 kΩ 100 kΩ × 10
VCE
Primary-Side Secondary-Side
Logic Logic
CS11 CS12
4.7 µF 4.7 µF
COM
PI-7954-092216
Figure 13. SCALE-iDriver Application Example Using a Resistor Network for Desaturation Detection.
SCALE-iDriver
RVCE
330 Ω DVCE2 DVCE1
VCE
Primary-Side Secondary-Side
Logic Logic
CS11 CS12
4.7 µF 4.7 µF
COM
PI-7953-092216
Figure 14. SCALE-iDriver Application Example Using Diodes for Desaturation Detection.
6
Rev. G 05/18 www.power.com
SID11x2K
To avoid parasitic power-switch-conduction during system power-on, In addition to PDRV, PP (primary-side IC power dissipation) and PSNL
the gate is connected to COM through 6.8 kΩ resistor. (secondary-side IC power dissipation without capacitive load) must be
considered. Both are ambient temperature and switching frequency
Figure 13 shows how switch desaturation can be measured using dependent (see typical performance characteristics).
resistors RVCE2 – RVCE11. In this example all the resistors have a value
of 100 kW and 1206 size. The total resistance is 1 MW. The resistors PP = VVCC # I VCC (2)
should be chosen to limit current to between 0.6 mA to 0.8 mA at PSNL = VTOT # I VISO (3)
maximum DC-link voltage. The sum of RVCE2 – RVCE11 should be
During IC operation, the PDRV power is shared between turn-on (RGH),
approximately 1 MW for 1200 V semiconductors and 500 kW for 600 V
turn-off (RGL) external gate resistors and internal driver resistances
semiconductors. In each case the resistor string must provide
RGHI and RGLI. For junction temperature estimation purposes, the
sufficient creepage and clearance distances between collector of the
dissipated power under load (POL) inside the IC can be calculated
semiconductor and SCALE-iDriver. The low leakage diode DCL keeps
accordingly to equation 4:
the short-circuit duration constant over a wide DC-link voltage range.
R GHI R GHL l
Response time is set up through RVCE and CRES (typically 120 kW and POL = 0.5 # Q GATE # fS # VTOT # b R + R GH + R GHL + R GL
GHI
33 pF respectively for 1200 V semiconductors). If short-circuit
detection proves to be too sensitive, the CRES value can be increased. (4)
The maximum short-circuit duration must be limited to the maximum
value given in the semiconductor data sheet. RGH and RGL represent sum of external (RGON, RGOFF) and power
semiconductor internal gate resistance (RGINT):
Figure 14 illustrates how diodes DVCE1 and DVCE2 may be used to
measure switch desaturation. For insulation, two diodes in SMD R GH = R GON + R GINT
packages are used (STTH212U for example). RRES connected to VISO
guarantees current flow through the diodes when the semiconductor R GL = R GOFF + R GINT
is in the on-state. When the switch desaturates, CRES starts to be Total IC power dissipation (PDIS) is estimated as sum of equations 2, 3
charged through RRES. In this configuration the response time is and 4:
controlled by RRES and CRES. In this application example CRES = 33 pF
and RRES = 62 kW; if desaturation is too sensitive or the short-circuit
PDIS = PP + PSNL + POL (5)
duration too long, both CRES and RRES can be adjusted.
The operating junction temperature (TJ) for given ambient tempera-
Figure 15 shows the recommended PCB layout and corresponds to ture (TA) can be estimated according to equation 6:
the schematic in Figure 13. The PCB is a two layer design. It is
important to ensure that PCB traces do not cover the area below the TJ = i JA # PDIS + T A (6)
desaturation resistors or diodes DVCE1 and DVCE2. This is a critical Example
design requirement to avoid coupling capacitance with the SCALE-
iDriver’s VCE pin and isolation issues within the PCB. An example is given below,
Gate resistors are located physically close to the power semiconductor ƒS = 20 kHz, TA = 85 °C, V TOT = 25 V, V VCC = 5 V.
switch. As these components can get hot, it is recommended that QGATE = 2.5 mC (the gate charge value here should correspond to
they are placed away from the SCALE-iDriver. selected V TOT), RGINT = 2.5 W, RGON = RGOFF = 1.8 W.
Power Dissipation and IC Junction PDRV = 2.5 mC × 20 kHz × 25 V = 1.25 W, according to equation 1.
PP = 5 V × 13.5 mA = 67 mW, according to equation 2 (see Figure 18).
Temperature Estimation
PSNL = 25 V × 7.5 mA = 185 mW, according to equation 3 (see Figure 20).
First calculation in designing the power semiconductor switch gate
The dissipated power under load is:
driver stage is to calculate the required gate power - PDRV. The power
is calculated based on equation 1:
POL = 0.5 # 2.5 nC # 20 kHz # 25 V #
PDRV = Q GATE # fS # VTOT (1) 1.45 X 1.2 X
where,
b + l ≅ 0.3 W,
1.45 X + 4.3 X 1.2 X + 4.3 X
QGATE – Controlled power semiconductor switch gate charge (derived according to equation 4.
for the particular gate potential range defined by V TOT). See semicon-
ductor manufacturer data sheet. RGHI = 1.45 W as maximum data sheet value.
RGHL = 1.2 W as maximum data sheet value.
ƒS – Switching frequency which is same as applied to the IN pin of RGH = RGL = 1.8 W + 2.5 W = 4.3 W.
SCALE-iDriver.
PDIS = 67 mW + 185 mW + 300 mW = 552 mW according to equation 5.
V TOT – SCALE-iDriver secondary-side supply voltage. TJ = 67 °C/W × 552 mW + 85 °C = 122 °C according to equation 6.
7
www.power.com Rev. G 05/18
SID11x2K
Recommended
Pin Return to Pin Symbol Notes
Value
8
Rev. G 05/18 www.power.com
SID11x2K
PI-7955-092216
Figure 15a. Top View of Recommended PCB Layout. Corresponds to Schematic Shown in Figure 13.
PI-7956-092216
Figure 15b. Bottom View of Recommended PCB Layout. Corresponds to Schematic Shown in Figure 13.
9
www.power.com Rev. G 05/18
SID11x2K
Thermal Resistance
Thermal Resistance: eSOP-R16B Package: Notes:
Primary-side (qJA) ............................... 51 °C/W1 1. 2 oz. (610 g/m2) copper clad. Measured with layout shown in Figure 15.
Secondary-side (qJA) ........................... 67 °C/W1 2. The case temperature is measured at the plastic surface at the top
Primary-side (qJC) ...............................22 °C/W2 of the package.
Secondary-side (qJC) ...........................34 °C/W2
Primary-Side
TA = 25 °C 180 mW
Power Rating
Secondary-Side
TA = 25 °C 800 mW
Power Rating
10
Rev. G 05/18 www.power.com
SID11x2K
Conditions
Parameter Symbol TJ = -40 °C to +125 °C Min Typ Max Units
See Note 1 (Unless Otherwise Specified)
Logic High
VIH 3.3 V
Input Voltage
Operating IC Junction
TJ -40 125 °C
Temperature
Electrical Characteristics
Logic Low Input
VIN+LT fS = 0 Hz 0.6 1.25 1.8 V
Threshold Voltage
Logic High Input
VIN+HT fS = 0 Hz 1.7 2.2 3.05 V
Threshold Voltage
Logic Input
VIN+HS fS = 0 Hz 0.1 V
Voltage Hysteresis
VIN = 0 V 4 11 17
fS = 75 kHz 16.3 23
VIN = 0 V 6 8
fS = 75 kHz 10.3 14
11
www.power.com Rev. G 05/18
SID11x2K
Conditions
Parameter Symbol TJ = -40 °C to +125 °C Min Typ Max Units
See Note 1 (Unless Otherwise Specified)
Secondary-Side
21 V ≤ V TOT ≤ 30 V,
Positive Supply Voltage V VISO(HS) 14.4 15.07 15.75 V
|i(VEE)| ≤ 1.5 mA
Regulation
VCE Pin Capacitance C VCE Between VCE and COM pins, See Note 12 12.5 pF
12
Rev. G 05/18 www.power.com
SID11x2K
Conditions
Parameter Symbol TJ = -40 °C to +125 °C Min Typ Max Units
See Note 1 (Unless Otherwise Specified)
SID1132K 2.4
RG = 0, CG = 47 nF
See Notes 2, 12, 13 SID1152K 4.8
SID1182K 7.3
13
www.power.com Rev. G 05/18
SID11x2K
Conditions
Parameter Symbol TJ = -40 °C to +125 °C Min Typ Max Units
See Note 1 (Unless Otherwise Specified)
SID1132K 2.6
RG = 0, CG = 47 nF
See Notes 2, 12 SID1152K 5.2
SID1182K 7.8
SID1112K
12
See Note 12
SID1132K
4.8
Turn-On Internal I(GH) = -250 mA See Note 12
RGHI Ω
Gate Resistance VIN= 5 V
SID1152K
2.4
See Note 12
SID1112K
10
See Note 12
SID1132K
4
Turn-Off Internal I(GL) = 250 mA See Note 12
RGLI Ω
Gate Resistance VIN = 0 V
SID1152K
2
See Note 12
I(GH) = 2 mA SID1112K
VIN = 5 V, See Note 13 See Note 12
I(GH) = 20 mA
SID1182K
VIN = 5 V, See Note 13
I(GL) = -2 mA SID1112K
VIN = 0 V See Note 12
I(GL) = -20 mA
SID1182K
VIN = 0 V
SO Output Voltage VSO(FAULT) Fault Condition, ISO = 3.4 mA, V VCC ≥ 3.9 V 210 450 mV
14
Rev. G 05/18 www.power.com
SID11x2K
Conditions
Parameter Symbol TJ = -40 °C to +125 °C Min Typ Max Units
See Note 1 (Unless Otherwise Specified)
Tracking Resistance
DIN EN 60112 (VDE 0303-11): 2010-05
(Comparative Tracking CTI 600
EN / IEC 60112:2003 + A1:2009
Index)
Isolation Capacitance,
Input to Output CIO 1 pF
See Note 16
Package Insulation Characteristics
Maximum Working
VIOWM 1000 VRMS
Isolation Voltage
Maximum Repetitive
VIORM 1414 VPEAK
Peak Isolation Voltage
Maximum Case
TS 150 °C
Temperature
Safety Total
PS TA = 25 °C 1.79 W
Dissipated Power
Pollution Degree 2
15
www.power.com Rev. G 05/18
SID11x2K
2.0
PI-8178a-112717
1.8
TC (°C)
Figure 16. Thermal Derating Curve Showing Dependence of Limited Dissipated Power on Case Temperature
(DIN V VDE V 0884-10).
Continuous device operating is allowed until TJ and/or TC of 125 °C are reached. Thermal stress beyond those values but below thermal derating
curve may lead to permanent functional product damage. Operating beyond thermal SR derating curve may affect product reliability.
NOTES:
1. V VCC = 5 V, V TOT = 25 V; GH and GL pins are shorted together. RG = 4 W, No CG; VCC pin is connected to the SO pin through a 2 kW resistor.
The VGXX pin is connected to the GH pin through a 10 nF capacitor. Typical values are defined at TA = 25 °C; fS = 20 kHz, Duty Cycle =
50%. Positive currents are assumed to be flowing into pins.
2. Pulse width ≤ 10 ms, duty cycle ≤ 1%. The maximum value is controlled by the ASIC to a safe level. There is no need to limit the current by
the application. The internal peak power is safely controlled for RG ≥ 0 and power semiconductor module input gate capacitance CIES ≤ 47 nF.
3. During very slow V VCC power-up and power-down related to V TOT, V VCC and V VEE respectively, several SO fault pulses may be generated.
4. SO pin connected to GND as long as V VCC stays below minimum value. No signal transferred from primary to secondary-side.
5. VIN potential changes from 0 V to 5 V within 10 ns. Delay is measured from 50% voltage increase on IN pin to 10% voltage increase
on GH pin.
6. VIN potential changes from 5 V to 0 V within 10 ns. Delay is measured from 50% voltage decrease on IN pin to 10% voltage decrease
on GL pin.
7. Measured from 10% to 90% of VGE (CG simulates semiconductor gate capacitance). The VGE is measured across CG.
8. Measured from 90% to 10% of VGE (CG simulates semiconductor gate capacitance). The VGE is measured across CG.
9. ASSD function limits G-E voltage of controlled semiconductor in specified time. Conditions: CG = 10 nF, V TOT = V VISO = 15 V,
V VEE = 0 V (VEE shorted to COM).
10. The amount of time needed to transfer fault event (UVLO or DESAT) from secondary-side to SO pin.
11. The amount of time after primary and secondary-side supply voltages (V VCC and V TOT) reach minimal required level for driver proper
operation. No signal is transferred from primary to secondary-side during that time, and no fault condition will be transferred from the
secondary-side to the primary-side.
12. Guaranteed by design.
16
Rev. G 05/18 www.power.com
SID11x2K
117 20
PI-7913-110716
PI-7917-050416
IN = 0 V DC
19
Input Bias Current IIN (µA)
116 IN = 5 V DC
40 11.0
PI-7947-110716
PI-7915-110716
35 10.5
Supply Current IVISO (mA)
Supply Current IVCC (mA)
10.0
30
9.5
25 IN = 0 V DC
9.0 IN = 5 V DC
fS = 20 kHz
20 8.5 fS = 75 kHz
15 8.0
7.5
10
7.0
5
6.5
0 6.0
0 50 100 150 200 250 300 -60 -40 -20 0 20 40 60 80 100 120 140
PI-7918-041416
Supply Current IVISO (mA)
300
Propagation Delay (ns)
20
250
15 tP(HL), Turn-On Delay
200 tP(LH), Turn-Off Delay
VTOT = 22 V
10 VTOT = 25 V 150
VTOT = 28 V
100
5
50
0 0
0 50 100 150 200 250 300 -60 -40 -20 0 20 40 60 80 100 120 140
17
www.power.com Rev. G 05/18
SID11x2K
12 4.5
PI-7921-040116
PI-7919-110716
4 1.5
1.0
2
0.5
0 0.0
-60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140
200 14
PI-7922-051716
PI-7924-040116
Secondary-Side Power Supply
180
Primary-Side Power Supply
12
160
140 10
Clear Fault
120 Set Fault
8
100
80 6
60 4
40
2
20
0 0
-60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140
800 6
PI-7923-040116
PI-7926-040116
Secondary-Side Power Supply
700
5
600
Clear Fault
4
500 Set Fault
400 3
300
2
200
1
100
0 0
-60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140
18
Rev. G 05/18 www.power.com
SID11x2K
300 9.0
PI-7927-040116
PI-7925-110716
6.5
100
6.0
50
5.5
0 5.0
-60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140
3.60 3.50
PI-7928-110716
PI-7948-050416
IVEE(SO) Source Capability (mA)
3.45 3.35
3.40 3.30
3.35 3.25
3.30 3.20
3.25 3.15
3.20 3.10
3.15 3.05
3.10 3.00
-60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140
19
www.power.com Rev. G 05/18
SID11x2K
eSOP-R16B
2X 0.004 [0.10] C A
3 4 0.057 [1.45] Ref.
0.023 [0.58] 13X
0.050 [1.27]
0.018 [0.46] 2
0.010 [0.25] M C A B A 0.400 [10.16]
H
8 Lead Tips
16 9 0.006 [0.15] C 9 10 11 12 13 14 15 16
2X 0.010 [0.25]
0.004 [0.10] C B
Gauge Plane
Seating Plane
0.059 [1.50] 0° - 8° C
2 Ref. Typ. 0.040 [1.02]
0.350 [8.89] 0.464 [11.79] 0.028 [0.71]
0.059 [1.50]
Ref. Typ.
DETAIL A
B 0.020 [0.51]
1 8 0.006 [0.15] C 8 7 6 5 4 3 1
Ref. 0.022 [0.56] Ref.
4 Lead Tips 0.010 [0.24]
3 4 0.019 [0.48]
Ref.
Pin #1 I.D. 0.158 [4.01] Ref.
(Laser Marked) 0.045 [1.14] Ref. 0.152 [3.86]
0.080 [2.03] Ref.
0.032 [0.81]
0.028 [0.71] 0.029 [0.74]
Ref.
TOP VIEW BOTTOM VIEW
20
Rev. G 05/18 www.power.com
SID11x2K
MSL Table
Part Number MSL Rating
SID11x2K 3
Figure 33. Applied Common Mode Pulses for Generating Negative dv/dt. Figure 34. Applied Common Mode Pulses for Generating Positive dv/dt.
21
www.power.com Rev. G 05/18
SID11x2K
Certified to DIN V VDE V 0884-10 UR recognized under UL1577 Component UR recognized to CSA Component Acceptance
(VDE V 0884-10): 2006-12 Recognition Program Notice 5A
22
Rev. G 05/18 www.power.com
SID11x2K
23
www.power.com Rev. G 05/18
For the latest updates, visit our website: www.power.com
Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations
does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY
HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one
or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of
Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set
forth at www.power.com/ip.htm.
Life Support Policy
POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:
1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose
failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or
death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the
failure of the life support device or system, or to affect its safety or effectiveness.
The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE, SCALE-iDriver, SCALE-iFlex, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch,
InnoSwitch, HiperTFS, HiperPFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI
FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2018, Power Integrations, Inc.
Authorized Distributor
Power Integrations:
SID1152K SID1132K SID1152K-TL SID1182K SID1132K-TL SID1182K-TL SID1112K SID1112K-TL