You are on page 1of 35

RI01CSC-71885725#terminal leng 0

RI01CSC-71885725#sh runn
Building configuration...

Current configuration : 2506 bytes


!
! Last configuration change at 15:52:35 UTC Mon Sep 5 2022 by reduno
! NVRAM config last updated at 15:57:09 UTC Mon Sep 5 2022 by reduno
! NVRAM config last updated at 15:57:09 UTC Mon Sep 5 2022 by reduno
version 15.2
service timestamps debug datetime msec
service timestamps log datetime msec
no service password-encryption
!
hostname RI01CSC-71885725
!
boot-start-marker
boot-end-marker
!
!
!
no aaa new-model
ethernet cfm ieee
ethernet cfm global
ethernet cfm domain UNINET level 7
service UNINET_CAMCAMPECHE-16_5074 vlan 105 direction down
continuity-check
!
ethernet cfm logging
!
no ipv6 cef
!
!
!
!
!
ip cef
multilink bundle-name authenticated
!
crypto pki token default removal timeout 0
!
!
license udi pid CISCO1921/K9 sn FTX1821821D
!
!
username reduno privilege 15 password 0 reduno
username SIC.SERVI@CSC privilege 15 password 0 $1C!CAM&52758817
!
!
!
class-map match-any ide.ce.mt
match ip dscp cs7
match ip dscp cs6
match protocol bgp
match access-group name bfd.peer
match destination-address mac 0180.C200.0037
!
!
policy-map DEFAULT
class class-default
set ip dscp default
policy-map eth.policing.in
class class-default
police cir 11000000 bc 68750 be 68750
conform-action transmit
exceed-action transmit
policy-map eth.shaping.out
class class-default
shape average 11000000 550000 550000
queue-limit 512 packets
set cos 1
service-policy DEFAULT
!
!
!
!
!
interface Embedded-Service-Engine0/0
no ip address
shutdown
!
interface GigabitEthernet0/0
description CONEXION CON RED LAN
ip address 187.157.90.109 255.255.255.252
duplex auto
speed auto
!
interface GigabitEthernet0/1
description CONEXION CON 9824886763
bandwidth 10000
no ip address
duplex full
speed 1000
ethernet cfm mep domain UNINET mpid 5074 vlan 105
cos 2
!
interface GigabitEthernet0/1.105
description CONEXION CON 9824886763
bandwidth 10000
encapsulation dot1Q 105
ip address 187.130.111.125 255.255.255.252
service-policy input eth.policing.in
service-policy output eth.shaping.out
!
ip forward-protocol nd
!
no ip http server
no ip http secure-server
!
ip route 0.0.0.0 0.0.0.0 187.130.111.126
!
!
!
!
control-plane
!
!
!
line con 0
exec-timeout 30 0
login local
line aux 0
exec-timeout 30 0
line 2
no activation-character
no exec
transport preferred none
transport input all
transport output pad telnet rlogin lapb-ta mop udptn v120 ssh
stopbits 1
line vty 0 4
exec-timeout 30 0
login local
transport input all
!
scheduler allocate 20000 1000
end

RI01CSC-71885725# show ip eigrp neighbor


RI01CSC-71885725# show ip ospf neighbor
RI01CSC-71885725#sh ip int b
Interface IP-Address OK? Method Status
Protocol
Embedded-Service-Engine0/0 unassigned YES unset administratively down down

GigabitEthernet0/0 187.157.90.109 YES manual up up

GigabitEthernet0/1 unassigned YES manual up up

GigabitEthernet0/1.105 187.130.111.125 YES manual up up

RI01CSC-71885725#sh ver
Cisco IOS Software, C1900 Software (C1900-UNIVERSALK9-M), Version 15.2(1)T2,
RELEASE SOFTWARE (fc2)
Technical Support: http://www.cisco.com/techsupport
Copyright (c) 1986-2012 by Cisco Systems, Inc.
Compiled Sun 19-Feb-12 00:12 by prod_rel_team

ROM: System Bootstrap, Version 15.0(1r)M16, RELEASE SOFTWARE (fc1)

RI01CSC-71885725 uptime is 1 hour, 54 minutes


System returned to ROM by power-on
System restarted at 14:07:20 UTC Mon Sep 5 2022
System image file is "usbflash0:c1900-universalk9-mz.SPA.152-1.T2.bin"
Last reload type: Normal Reload
Last reload reason: power-on

This product contains cryptographic features and is subject to United


States and local country laws governing import, export, transfer and
use. Delivery of Cisco cryptographic products does not imply
third-party authority to import, export, distribute or use encryption.
Importers, exporters, distributors and users are responsible for
compliance with U.S. and local country laws. By using this product you
agree to comply with applicable laws and regulations. If you are unable
to comply with U.S. and local laws, return this product immediately.
A summary of U.S. laws governing Cisco cryptographic products may be found at:
http://www.cisco.com/wwl/export/crypto/tool/stqrg.html

If you require further assistance please contact us by sending email to


export@cisco.com.

Cisco CISCO1921/K9 (revision 1.0) with 491520K/32768K bytes of memory.


Processor board ID FTX1821821D
2 Gigabit Ethernet interfaces
1 terminal line
DRAM configuration is 64 bits wide with parity disabled.
255K bytes of non-volatile configuration memory.
249840K bytes of USB Flash usbflash0 (Read/Write)

License Info:

License UDI:

-------------------------------------------------
Device# PID SN
-------------------------------------------------
*0 CISCO1921/K9 FTX1821821D

Technology Package License Information for Module:'c1900'

-----------------------------------------------------------------
Technology Technology-package Technology-package
Current Type Next reboot
------------------------------------------------------------------
ipbase ipbasek9 Permanent ipbasek9
security None None None
data None None None

Configuration register is 0x2102

RI01CSC-71885725#sh start
Using 2506 out of 262136 bytes
!
! Last configuration change at 15:52:35 UTC Mon Sep 5 2022 by reduno
! NVRAM config last updated at 15:57:09 UTC Mon Sep 5 2022 by reduno
! NVRAM config last updated at 15:57:09 UTC Mon Sep 5 2022 by reduno
version 15.2
service timestamps debug datetime msec
service timestamps log datetime msec
no service password-encryption
!
hostname RI01CSC-71885725
!
boot-start-marker
boot-end-marker
!
!
!
no aaa new-model
ethernet cfm ieee
ethernet cfm global
ethernet cfm domain UNINET level 7
service UNINET_CAMCAMPECHE-16_5074 vlan 105 direction down
continuity-check
!
ethernet cfm logging
!
no ipv6 cef
!
!
!
!
!
ip cef
multilink bundle-name authenticated
!
crypto pki token default removal timeout 0
!
!
license udi pid CISCO1921/K9 sn FTX1821821D
!
!
username reduno privilege 15 password 0 reduno
username SIC.SERVI@CSC privilege 15 password 0 $1C!CAM&52758817
!
!
!
class-map match-any ide.ce.mt
match ip dscp cs7
match ip dscp cs6
match protocol bgp
match access-group name bfd.peer
match destination-address mac 0180.C200.0037
!
!
policy-map DEFAULT
class class-default
set ip dscp default
policy-map eth.policing.in
class class-default
police cir 11000000 bc 68750 be 68750
conform-action transmit
exceed-action transmit
policy-map eth.shaping.out
class class-default
shape average 11000000 550000 550000
queue-limit 512 packets
set cos 1
service-policy DEFAULT
!
!
!
!
!
interface Embedded-Service-Engine0/0
no ip address
shutdown
!
interface GigabitEthernet0/0
description CONEXION CON RED LAN
ip address 187.157.90.109 255.255.255.252
duplex auto
speed auto
!
interface GigabitEthernet0/1
description CONEXION CON 9824886763
bandwidth 10000
no ip address
duplex full
speed 1000
ethernet cfm mep domain UNINET mpid 5074 vlan 105
cos 2
!
interface GigabitEthernet0/1.105
description CONEXION CON 9824886763
bandwidth 10000
encapsulation dot1Q 105
ip address 187.130.111.125 255.255.255.252
service-policy input eth.policing.in
service-policy output eth.shaping.out
!
ip forward-protocol nd
!
no ip http server
no ip http secure-server
!
ip route 0.0.0.0 0.0.0.0 187.130.111.126
!
!
!
!
control-plane
!
!
!
line con 0
exec-timeout 30 0
login local
line aux 0
exec-timeout 30 0
line 2
no activation-character
no exec
transport preferred none
transport input all
transport output pad telnet rlogin lapb-ta mop udptn v120 ssh
stopbits 1
line vty 0 4
exec-timeout 30 0
login local
transport input all
!
scheduler allocate 20000 1000
end

RI01CSC-71885725#sh flash:
-#- --length-- -----date/time------ path
1 57682092 May 16 2022 19:44:10 +00:00 c1900-universalk9-mz.SPA.152-1.T2.bin
197853184 bytes available (57683968 bytes used)

RI01CSC-71885725#sh ip bgp summ


% BGP not active

RI01CSC-71885725#sh cry pki cer


RI01CSC-71885725#sh arp
Protocol Address Age (min) Hardware Addr Type Interface
Internet 187.130.111.125 - 5087.89b9.4581 ARPA GigabitEthernet0/1.105
Internet 187.130.111.126 19 d007.ca10.9055 ARPA GigabitEthernet0/1.105
Internet 187.157.90.109 - 5087.89b9.4580 ARPA GigabitEthernet0/0
Internet 187.157.90.110 2 28d2.44c9.013b ARPA GigabitEthernet0/0
RI01CSC-71885725#sh platf
CIU Interrupt info:
===================
CIU Int Handler Count Context Level Name
0 0x211502E8 238773 0x0 IP2 Pow Interrupt
18 0x21128A78 0 0x2 IP3 fpga interrupt
30 0x21128AC0 0 0xE IP2 USB 0 Over Current i
31 0x21128AC0 0 0xF IP2 USB 1 Over Current i
32 0x210EAE78 0 0x0 IP2 MBOX0 interrupt
33 0x210EAE78 0 0x0 IP2 MBOX1 interrupt
34 0x2110F6D0 1 0x1 IP4 Aux Port interrupt
35 0x2110F6D0 1903 0x0 IP4 Console interrupt
40 0x2112B450 0 0x0 IP2 MSI 0 interrupt
41 0x2112B450 0 0x1 IP2 MSI 1 interrupt
42 0x2112B654 0 0x2 IP2 IO-Controller Networ
43 0x2112B874 1 0x3 IP2 IO-Controller Mgmt/E
46 0x2112920C 1 0x0 IP2 NPEI RML interrupt
52 0x2112E7C0 192 0x285B4010 IP3 CIU Timer 0 ISR
53 0x2112E7C0 0 0x3002D730 IP2 CIU Timer 1 ISR
54 0x2112E7C0 1 0x285B4084 IP2 CIU Timer 2 ISR
56 0x2117D57C 1 0x0 IP2 USB 0 interrupt

IP2 Int En: 0x01604F03 C0000001


IP3 Int En: 0x00100000 00040000
IP4 Int En: 0x0000000C 00000000

Interrupt Counters:
===================
Int Level Counter: L1 (netio) 236713, L2 0, L3 (mgmt) 192, L4 (console) 1904, L5 0,
L6 0, l7 (4ms timer) 1722730
CIU IP level int counter: IP2 240647, IP3 192, IP4 1904

Debug counters/Info:
ciu_int2_count 240647, ciu_int3_count 192, ciu_int4_count 1904
unknown_ip4_int_cnt 0, unreg_int_cnt 0, wdog_int_cnt 0
unreg_int_sum1 0x0, unreg_int_sum2 0x0
spur_timer_int 0, unreg_msi_int_cnt 0
rml_int 1, npei_int 0, usb1_int 1722
npei_pcie0_err 0, npei_pcie1_err 0, npei_pcie_timeout 0
fpa_err 0, pip_err 0, ipd_err 0, mio_err 0
l2c_err 0, l2c_int_sum 0x00000000, lmc_err 0
l2d_faddr 0x00000000, l2t_fddr 0x00000000, lmc_faddr 0x00000000
usb 0/1 over current 0/0
pcie0_cfg030 0x0000583F, pcie1_cfg030 0x00000000
pcie0_cfg065 0x00000000, pcie1_cfg065 0x00000000
pcie0_cfg068 0x00000000, pcie1_cfg068 0x00000000
pcie0_cfg071 0x00000000, pcie1_cfg071 0x00000000
pcie0_cfg072 0x00000000, pcie1_cfg072 0x00000000
pcie0_cfg073 0x00000000, pcie1_cfg073 0x00000000
pcie0_cfg074 0x00000000, pcie1_cfg074 0x00000000
pcie0_cfg076 0x00000000, pcie1_cfg076 0x00000000
pcie0_dbg_info 0x00000000, pcie1_dbg_info 0x00000000
fpa_int_sum 0x00000000, pip_err_reg 0x00000000, ipd_int_sum 0x00000000

MSI Interrupt info:


===================
MSI 128, name: wic_mbrd_hdlc_intr, hdlr 0x213A173C, cnt 0, ctx 0x0, slot 0,
IO_Controller, NETIO, number 0
MSI 129, name: wic_mbrd_hdlc_intr, hdlr 0x213A173C, cnt 0, ctx 0x1, slot 0,
IO_Controller, NETIO, number 1
MSI 130, name: wic_mbrd_hdlc_intr, hdlr 0x213A173C, cnt 0, ctx 0x2, slot 0,
IO_Controller, NETIO, number 2
MSI 131, name: wic_mbrd_hdlc_intr, hdlr 0x213A173C, cnt 0, ctx 0x3, slot 0,
IO_Controller, NETIO, number 3
MSI 155, name: i2c intr handler, hdlr 0x2154C6A8, cnt 0, ctx 0x0, slot 0,
IO_Controller, NETIO, number 27
MSI 156, name: wic_mbrd_scc_netio_, hdlr 0x213A1D28, cnt 0, ctx 0x0, slot 0,
IO_Controller, NETIO, number 28
MSI 192, name: wic_mbrd_hdlc_error, hdlr 0x213A176C, cnt 0, ctx 0x0, slot 0,
IO_Controller, ERR, number 0
MSI 193, name: wic_mbrd_hdlc_error, hdlr 0x213A176C, cnt 0, ctx 0x1, slot 0,
IO_Controller, ERR, number 1
MSI 194, name: wic_mbrd_hdlc_error, hdlr 0x213A176C, cnt 1, ctx 0x2, slot 0,
IO_Controller, ERR, number 2
MSI 195, name: wic_mbrd_hdlc_error, hdlr 0x213A176C, cnt 0, ctx 0x3, slot 0,
IO_Controller, ERR, number 3
MSI 212, name: Hsib Error Monitor , hdlr 0x2155230C, cnt 0, ctx 0x0, slot 0,
IO_Controller, ERR, number 20
MSI 220, name: wic_mbrd_scc_mgmt_i, hdlr 0x213A1DA4, cnt 0, ctx 0x0, slot 0,
IO_Controller, MGMT, number 28
MSI 221, name: tdm_exception_handl, hdlr 0x218D5FF4, cnt 0, ctx 0x104A0000, slot 0,
IO_Controller, ERR, number 29
MSI 222, name: GPIO interrupt hand, hdlr 0x21543B40, cnt 0, ctx 0x10500200, slot 0,
IO_Controller, ERR, number 30

MSI Enable Reg 0: 0x00000000 00000000


MSI Enable Reg 1: 0x00000000 00000000
MSI Enable Reg 2: 0x00000000 1800000F
MSI Enable Reg 3: 0x00000000 7010000F
NPEI_INT_ENB2: 0x201FFFFE 14280007
Platform DMA brief information:
===============================
DMA Channel 1: is free.
DMA Channel 2: is free.
DMA Channel 3: is free.
CISCO1921/K9 Network IO Interrupt Throttling:
throttle count=192, timer count=192
throttle counts= 192 0 0 0 0
active=0, configured=1
netint usec=20000, netint mask usec=1000
real netint usec=4000, real netint mask usec=200

CPU Registers:
Processor Revision ID : 0xD0708
Configuration : 0x8000C48B
Status : 0x50009FE1
Cause : 0x0
Count : 0x50360C5B
Compare : 0x503B9FBE
WatchLo (0) : 0x0
WatchLo (1) : 0xDAB869DFD53BD7E0
WatchHo (0) : 0x80000000
WatchHo (1) : 0x80000000
CacheErr (D) : 0x3640
TagLo (I) : 0xCD1323BC9C25B01
TagLo (D) : 0x0
DataLo (I) : 0x3FB6B6B5CB37DFFE
DataLo (D) : 0x0
TagHi (D) : 0x0
DataHi (I) : 0x3
DataHi (D) : 0x0
CVM Control : 0xB00003F0
CVM Mem Ctrl : 0x46102
CVM Count : 0x31BE81A9095
MultiCore Dbg : 0x0
CIU PP RST : 0xE
CIU MBOX CLRX0 : 0x0
CIU MBOX SETX0 : 0x0
CIU MBOX CLRX1 : 0x0
CIU MBOX SETX1 : 0x0
BOOT_CFG_REG 0 : 0x200B13F1EC0
BOOT_TIM_REG 0 : 0x1000080C0869044
BOOT_CFG_REG 1 : 0x0
BOOT_TIM_REG 1 : 0xFFFFFFFFFFFFFFF
BOOT_CFG_REG 2 : 0xB00F1010
BOOT_TIM_REG 2 : 0x13FFE8208A28186
BOOT_CFG_REG 3 : 0xB00F1020
BOOT_TIM_REG 3 : 0x13FFE8208A28186
BOOT_CFG_REG 4 : 0xB00F1030
BOOT_TIM_REG 4 : 0x13FFE8208A28186
BOOT_CFG_REG 5 : 0xB00F1040
BOOT_TIM_REG 5 : 0x13FFE8208A28186
BOOT_CFG_REG 6 : 0xB00F1050
BOOT_TIM_REG 6 : 0xBFFC4000722000
BOOT_CFG_REG 7 : 0xB00F1060
BOOT_TIM_REG 7 : 0xBFFC4000722000

On-board SPD data :


Size of dimm = 512 Megabytes
Memory Type = 0x8
Row Addresses = 0xD
Column Address = 0xA
Module Rows = 0x60
Data Width = 0x40
Voltage Interface = 0x5
Cycle Time = 0x30
Access Time = 0x45
Configuration Type = 0x0
Refresh Rate/Type = 0x82
Primary Width = 0x10
Error Width = 0x0
Burst Lengths = 0xC
Number of Banks = 0x8
Cas Latency = 0x30
DIMM Mechanical = 0x1
DIMM Type = 0x2
Module Attributes = 0x0
General Attributes = 0x3
Min Cycle Time, CAS of 2 = 0x3D
Access Clock Cycle, CAS of 2 = 0x45
Min Cycle Time, CAS of 1 = 0x0
Access Clock Cycle, CAS of 2 = 0x0
Row Precharge = 0x3C
Row Active to Row Active = 0x28
RAS CAS Delay = 0x3C
Ras Pulse Width = 0x2D
Rank Density = 0x80
COM Setup Time = 0x20
COM Hold Time = 0x27
Data Setup Time = 0x10
Data Hold Time = 0x17
COM Setup Time = 0x20
COM Setup Time = 0x20
COM Setup Time = 0x20
COM Setup Time = 0x20
Write Recovery Time = 0x3C
Write to Read Cmd Delay = 0x1E
Read to Precharge Delay = 0x1E
Probe Characteristics = 0x0
Byte Ext to tRC and tRFC = 0x6
Min Act to Act Refresh = 0x3C
Min Refresh to Act Refresh = 0x7F
Max Device Cycle Time = 0x80
Device DQS-DQ Skew for DQS = 0x18
Read Data Hold Skew Factor = 0x22
PLL Relock Time = 0x0
Vendor Id = 0000000000000000
Module Part Number =
Module Revision Code = 0000
SPD contents (hex):
0x00: 80 08 08 0D 0A 60 40 00 05 30 45 00 82 10 00 00
0x10: 0C 08 30 01 02 00 03 3D 45 00 00 3C 28 3C 2D 80
0x20: 20 27 10 17 3C 1E 1E 00 06 3C 7F 80 18 22 00 00
0x30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 DF
0x40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

DIMM0 SPD data :


Memory Slot Empty
FPA Buffer pools information:
FPA INT SUM: 0x0000000000000000, ENB: 0x000000000FFFFFFF
FPA CTL STATUS: 0x0000000000004000
FPA QUE(n) AVAILABLE:
QUE(0): 0x00000000000001EA, QUE(1): 0x0000000000000FFA
QUE(2): 0x000000000000001D, QUE(3): 0x0000000000000400
QUE(4): 0x0000000000000000, QUE(5): 0x0000000000000000
QUE(6): 0x0000000000000000, QUE(7): 0x0000000000000000
FPA WART CTL: 0x0000000000000000, STATUS: 0x0000000000000000
FPA QUE(n) PAGE INDEX:
QUE(0): 0x000000000000000E, QUE(1): 0x000000000000007F
QUE(2): 0x0000000000000000, QUE(3): 0x000000000000001F
QUE(4): 0x0000000000000000, QUE(5): 0x0000000000000000
QUE(6): 0x0000000000000000, QUE(7): 0x0000000000000000
FPA QUE EXE: 0x0000000000000000, ACT: 0x0000000000000000

Cavium IPD Registers:


IPD_1ST_MBUF_SKP:0x0000000000000000, IPD_NOT_1ST_MBUF:0x0000000000000000
IPD_PKT_MBUF_SZE:0x00000000000000C0, IPD_CTL_STATUS :0x0000000000000209
IPD_WQE_FPA_QUE :0x0000000000000001, IPD_SUB_BP_CNT :0x0000000003FFFFFF
IPD_BP_PRT_REDE :0x0000000000000001, IPD_RED_PT_EN2 :0x0000000000000000
IPD_RED_QUE(0)_PARAM :0x0001FF0100000000
IPD_RED_QUE(1)_PARAM :0x0001FF0100000000
IPD_RED_QUE(2)_PARAM :0x0001FF0100000000
IPD_RED_QUE(3)_PARAM :0x0001FF0100000000
IPD_RED_QUE(4)_PARAM :0x0001FF0100000000
IPD_RED_QUE(5)_PARAM :0x0001FF0100000000
IPD_RED_QUE(6)_PARAM :0x0001FF0100000000
IPD_RED_QUE(7)_PARAM :0x0001FF0100000000
IPD_QOS(0)_RED_MARKS :0x0000010000000000
IPD_QOS(1)_RED_MARKS :0x0000010000000000
IPD_QOS(2)_RED_MARKS :0x0000010000000000
IPD_QOS(3)_RED_MARKS :0x0000010000000000
IPD_QOS(4)_RED_MARKS :0x0000010000000000
IPD_QOS(5)_RED_MARKS :0x0000010000000000
IPD_QOS(6)_RED_MARKS :0x0000010000000000
IPD_QOS(7)_RED_MARKS :0x0000010000000000

Cavium PKO Registers:


PKO_MEM_COUNT(0):0x00000000000258CC, PKO_MEM_COUNT(1):0x0000000008C12807
PKO_MEM_DEBUG(0):0x1000FFE40041003C, PKO_MEM_DEBUG(1):0x00003C000ED5424A
PKO_MEM_DEBUG(10):0x0000000000000000, PKO_MEM_DEBUG(11): 0x0000000000000000
PKO_MEM_DEBUG12: 0x1000FFE400410036, PKO_MEM_DEBUG13: 0x000036000E9D760C
PKO_MEM_DEBUG14: 0x0000000000000000, PKO_MEM_DEBUG2: 0x00003C000ED5424A
PKO_MEM_DEBUG3: 0x0000000000000000, PKO_MEM_DEBUG4: 0x00003C0400000180
PKO_MEM_DEBUG5: 0x0000000ED5428600, PKO_MEM_DEBUG6: 0x0000000001011100
PKO_MEM_DEBUG7: 0xF80AA01C2477A861, PKO_MEM_DEBUG8: 0x000000000000003F
PKO_MEM_DEBUG9: 0x0001005000010050, PKO_MEM_PORT_PTRS: 0x1FE0000000000000
PKO_MEM_PORT_QOS: 0x1FE0000000000000, PKO_MEM_PORT_RATE0:
0x0000000000000000
PKO_MEM_PORT_RATE1: 0x0000000000000000, PKO_MEM_QUEUE_PTRS:
0xFFE01C2477A00000
PKO_MEM_QUEUE_QOS: 0x1FE0000000000000, PKO_REG_BIST_RESULT:
0x0000000000000000
PKO_REG_CMD_BUF: 0x00000000 0x0020007F, PKO_REG_CRC_ENABLE:
0x0000000000000000
PKO_REG_DEBUG0: 0x0000000000000000, PKO_REG_DEBUG1: 0x0000000000000000
PKO_REG_DEBUG2: 0x0000000000000000, PKO_REG_DEBUG3: 0x0000000000000000
PKO_REG_ENGINE_INFLIGHT: 0x0000004400004444, PKO_REG_ENGINE_THRESH:
0x0000000000000000
PKO_REG_ERROR: 0x0000000000000000, PKO_REG_FLAGS: 0x0000000000000007
PKO_REG_GMX_PORT_MODE: 0x0000000000000002, PKO_REG_INT_MASK:
0x0000000000000000
PKO_REG_QUEUE_MODE: 0x0000000000000000, PKO_REG_QUEUE_PTRS1:
0x0000000000000000
PKO_REG_READ_IDX: 0x0000000000000000

Watchodg information :
====================
L1 watchdog is ON
Address = 0x8001070000000500; Value = 0x3A5F153A692
Mode = 2
Length = 14953 (1999 millisec)
L2 watchdog is ON - watchdog 0 is used
wdog_timer_limit address 0x10500494, value 0x1312D00

UART Information:
==============
AUX (Uart 0) Port Registers:
-----------------------
SR: 0x6 IER: 0xD IIR: 0xC1 LCR: 0x7
MCR: 0x3 LSR: 0x60 MSR: 0x0 FCR: 0xC1
TFL: 0x0 RFL: 0x0
Parity Error = 0, Framing Error = 0, Receive Error = 0
Outcount = 0, TotalOut = 39, Incount = 0, Total In = 0
Overrun = 0, Overflow = 0
Brk Character: Received 0, Brk Processed 0

Console (Uart 1) Port Registers:


-------------------
SR: 0x6 IER: 0xD IIR: 0xC1 LCR: 0x7
MCR: 0x3 LSR: 0x60 MSR: 0x0 FCR: 0xC1
TFL: 0x0 RFL: 0x0
Parity Error = 0, Framing Error = 0, Receive Error = 0
Outcount = 0, TotalOut = 10767, Incount = 0, Total In = 1587
Overrun = 0, Overflow = 0
Brk Character: Received 0, Brk Processed 0

TLB entries :
===========
Entries used: 28
SN Size paddr vaddr perm
0 16MB 0x00000000_00000000:0x00000000_01FFFFFF 0x20000000:0x21FFFFFF 3,O,V
1 16MB 0x00000000_02000000:0x00000000_03FFFFFF 0x22000000:0x23FFFFFF 3,O,V
2 4MB 0x00000000_04000000:0x00000000_047FFFFF 0x24000000:0x247FFFFF 3,O,V
3 1MB 0x00000000_04800000:0x00000000_049FFFFF 0x24800000:0x249FFFFF 3,O,V
4 1MB 0x00000000_04A00000:0x00000000_04BFFFFF 0x24A00000:0x24BFFFFF 3,O,V
5 1MB 0x00000000_04C00000:0x00000000_04DFFFFF 0x24C00000:0x24DFFFFF 3,O,V
6 256KB 0x00000000_04E00000:0x00000000_04E7FFFF 0x24E00000:0x24E7FFFF 3,O,V
7 256KB 0x00000000_04E80000:0x00000000_04EFFFFF 0x24E80000:0x24EFFFFF 3,O,V
8 256KB 0x00000000_04F00000:0x00000000_04F7FFFF 0x24F00000:0x24F7FFFF 3,O,V
9 4KB 0x00000000_04F80000:0x00000000_04F81FFF 0x24F80000:0x24F81FFF 3,O,V
10 4KB 0x00000000_04F82000:0x00000000_04F83FFF 0x24F82000:0x24F83FFF 3,O,V
11 4KB 0x00000000_04F84000:0x00000000_04F85FFF 0x24F84000:0x24F85FFF 3,W,V
12 4KB 0x00000000_04F86000:0x00000000_04F87FFF 0x24F86000:0x24F87FFF 3,W,V
13 16KB 0x00000000_04F88000:0x00000000_04F8FFFF 0x24F88000:0x24F8FFFF 3,W,V
14 16KB 0x00000000_04F90000:0x00000000_04F97FFF 0x24F90000:0x24F97FFF 3,W,V
15 16KB 0x00000000_04F98000:0x00000000_04F9FFFF 0x24F98000:0x24F9FFFF 3,W,V
16 64KB 0x00000000_04FA0000:0x00000000_04FBFFFF 0x24FA0000:0x24FBFFFF 3,W,V
17 64KB 0x00000000_04FC0000:0x00000000_04FDFFFF 0x24FC0000:0x24FDFFFF 3,W,V
18 64KB 0x00000000_04FE0000:0x00000000_04FFFFFF 0x24FE0000:0x24FFFFFF 3,W,V
19 4MB 0x00000000_05000000:0x00000000_057FFFFF 0x25000000:0x257FFFFF 3,W,V
20 4MB 0x00000000_05800000:0x00000000_05FFFFFF 0x25800000:0x25FFFFFF 3,W,V
21 16MB 0x00000000_06000000:0x00000000_07FFFFFF 0x26000000:0x27FFFFFF 3,W,V
22 64MB 0x00000000_08000000:0x00000000_0FFFFFFF 0x28000000:0x2FFFFFFF 3,W,V
23 16MB 0x00011B00_10000000:0x00011B00_11FFFFFF 0x10000000:0x11FFFFFF 0,W,V
24 16MB 0x00011C00_18000000:0x00011C00_19FFFFFF 0x18000000:0x19FFFFFF 0,W,V
25 64MB 0x00000004_10000000:0x00000004_17FFFFFF 0x30000000:0x37FFFFFF 0,W,V
26 64MB 0x00000004_18000000:0x00000004_1FFFFFFF 0x38000000:0x3FFFFFFF 0,W,V
27 16MB 0x00000000_0E000000:0x00000000_0FFFFFFF 0x0E000000:0x0FFFFFFF 0,W,V

0 = write-thru(wt) 1 = wt, write-allocate, 2 = uncached


3 = non-coherent 4 = coherent, excl, 5 = coh excl on write
6 = coh update on write
W = ReadWrite, O = ReadOnly, V = Valid, I = Invalid

LED STATUS:
==========

FRONT PANEL LED CONTROL REGISTER


--------------------------------
SYSTEM : GREEN
ACTIVITY : OFF
POE : OFF

GE LINK LED, SPEED LED


----------------------
PORT 0 : GREEN, 3 (1Gb/s)
PORT 1 : GREEN, 3 (1Gb/s)

LED CONTROL REGISTER (Value is number of 1/8 seconds


----------------------------------------------------
ON Time : 3
OFF Time : 3
PAUSE Time : 7

USB CONSOLE LED, RJ45 CONSOLE LED


---------------------------------
USB : OFF
RJ45 : GREEN

Platform Revisions/Versions :
===========================
FPGA : 1.02 [Val = 0x102]
Board Rev : 1 [Val = 0x10A; Type = 10]
Env Rev : 4.5 [Val = 0x405, Bit 15 = 0]
PSEQ Rev : 3.05 [Val = 0x305]
I/O Ctl Nm : DA 1.1 [Val = 0x44410101]
I/O Ctl Ver: 2 [Val = 0x20315447]

CPU information :
---------------
Company ID = 0xD
Processor ID = 0x7
Revision = 0x8
Company OPTs = 0x0
USB Con BL : 1.01 (Boot Loader)
USB Con FW : 2.02 (Application Firmware)
USB Con FWU: 2.02 (Application Firmware Upgrade)

IOS :
Cisco IOS Software, C1900 Software (C1900-UNIVERSALK9-M), Version 15.2(1)T2,
RELEASE SOFTWARE (fc2)
Technical Support: http://www.cisco.com/techsupport
Copyright (c) 1986-2012 by Cisco Systems, Inc.
Compiled Sun 19-Feb-12 00:12 by prod_rel_team

ROMMON (Readonly) :
System Bootstrap, Version 15.0(1r)M16, RELEASE SOFTWARE (fc1)
Technical Support: http://www.cisco.com/techsupport
Copyright (c) 2012 by cisco Systems, Inc.

CPU GPIO Register information :


=============================
Data Register 0x8001070000000880 = 0x30B
Pin: Config Reg Addr Data TX RX_Xor Int_en Int_type fil_cnt fil_sel
0 : 0x8001070000000800 1 0 0 0 0 0 0
1 : 0x8001070000000808 1 0 0 0 0 0 0
2 : 0x8001070000000810 0 0 1 1 0 0 0
3 : 0x8001070000000818 1 0 0 0 0 0 0
4 : 0x8001070000000820 0 0 0 0 0 0 0
5 : 0x8001070000000828 0 0 0 0 0 0 0
6 : 0x8001070000000830 0 0 0 0 0 0 0
7 : 0x8001070000000838 0 0 0 0 0 0 0
8 : 0x8001070000000840 1 0 0 0 0 0 0
9 : 0x8001070000000848 1 0 0 0 0 0 0
10 : 0x8001070000000850 0 0 0 0 0 0 0
11 : 0x8001070000000858 0 0 0 0 0 0 0
12 : 0x8001070000000860 0 1 0 0 0 0 0
13 : 0x8001070000000868 0 1 0 0 0 0 0
14 : 0x8001070000000870 0 0 1 1 1 0 0
15 : 0x8001070000000878 0 0 1 1 1 0 0

io-controller global register (addr 0x10500400):


jtag_id (addr 0x10500400): 0x20315447
revision_id (addr 0x10500404): 0x44410101
diag_echo (addr 0x10500408): 0xFFFFFFFF
software_memory_bist (addr 0x1050040C): 0x00000004
five_mhz_prescale (addr 0x10500410): 0x00000072
reset_sampled_inputs (addr 0x10500414): 0x00000000
slew_rate_control_gpio1 (addr 0x10500420): 0x0000FFFF
slew_rate_control_gpio0 (addr 0x10500424): 0xFFFFFFFF
slew_rate_control_pvdm (addr 0x10500428): 0x000FFFFF
slew_rate_control_slowgpio (addr 0x1050042C): 0x0000003F
slew_rate_control_wic0 (addr 0x10500430): 0x003FFFFF
slew_rate_control_wic1 (addr 0x10500434): 0x003FFFFF
slew_rate_control_wic2 (addr 0x10500438): 0x003FFFFF
slew_rate_control_wic3 (addr 0x1050043C): 0x003FFFFF
wic_spi_control0 (addr 0x10500440): 0x2455FFFF
wic_spi_control1 (addr 0x10500444): 0x00000000

io-controller gpio (addr 0x10500200):


in_out_config2 (addr 0x10500204): 0x40154415
in_out_config1 (addr 0x10500208): 0x44155105
in_out_config0 (addr 0x1050020C): 0x14504015
polarity_ctrl1 (addr 0x10500210): 0x0000C0C0
polarity_ctrl0 (addr 0x10500214): 0xC0FFFFC0
debounce_ctrl1 (addr 0x10500218): 0x00000000
debounce_ctrl0 (addr 0x1050021C): 0x00249000
debounce_time5 (addr 0x10500220): 0x00000000
debounce_time4 (addr 0x10500224): 0x00000000
debounce_time3 (addr 0x10500228): 0x00000000
debounce_time2 (addr 0x1050022C): 0x0000C351
debounce_time1 (addr 0x10500230): 0x0000C351
debounce_time0 (addr 0x10500234): 0x00000000
reg_input_value1 (addr 0x10500238): 0x00000000
reg_input_value0 (addr 0x1050023C): 0x0000803A
reg_output_value1 (addr 0x10500240): 0x00000202
reg_output_value0 (addr 0x10500244): 0x02000002
intr_type2 (addr 0x1050024C): 0xEFFFEFFF
intr_type1 (addr 0x10500250): 0xEFFFFFFF
intr_type0 (addr 0x10500254): 0xFFFEEFFF
latch_unlatch_intr1 (addr 0x10500258): 0x00000000
latch_unlatch_intr0 (addr 0x1050025C): 0x00000000
err_intr_status1 (addr 0x10500260): 0x00000000
err_intr_status0 (addr 0x10500264): 0x00000000
mgmt_intr_status1 (addr 0x10500268): 0x00000000
mgmt_intr_status0 (addr 0x1050026C): 0x00000000
ntwk_intr_status1 (addr 0x10500270): 0x00000000
ntwk_intr_status0 (addr 0x10500274): 0x00000000
err_intr_enable1 (addr 0x10500278): 0x00000000
err_intr_enable0 (addr 0x1050027C): 0x00000000
mgmt_intr_enable1 (addr 0x10500280): 0x00000000
mgmt_intr_enable0 (addr 0x10500284): 0x00000000
ntwk_intr_enable1 (addr 0x10500288): 0x00000000
ntwk_intr_enable0 (addr 0x1050028C): 0x00000000
intr_test1 (addr 0x10500290): 0x00000000
intr_test0 (addr 0x10500294): 0x00000000
slow_output1 (addr 0x105002A0): 0x00000000
slow_output0 (addr 0x105002A4): 0x00000060
slow_input1 (addr 0x105002A8): 0x00000000
slow_input0 (addr 0x105002AC): 0x00000008
slow_shift_reg_config (addr 0x105002B0): 0x0000813E
slow_debounce_ctrl1 (addr 0x105002B8): 0x00000000
slow_debounce_ctrl0 (addr 0x105002BC): 0x00000000
slow_debounce_time5 (addr 0x105002C8): 0x00000000
slow_debounce_time4 (addr 0x105002CC): 0x00000000
slow_debounce_time3 (addr 0x105002D0): 0x00000000
slow_debounce_time2 (addr 0x105002D4): 0x00000000
slow_debounce_time1 (addr 0x105002D8): 0x00000000
slow_debounce_time0 (addr 0x105002DC): 0x00000000
slow_func_type (addr 0x105002E0): 0x00000000
slow_intr_test1 (addr 0x105002E8): 0x00000000
slow_intr_test0 (addr 0x105002EC): 0x00000000
slow_fan_tach (addr 0x105002F0): 0x08080808
slow_ethernet_led_cfg (addr 0x105002F8): 0x00003307
slow_ethernet_led_en (addr 0x105002FC): 0x0000000F
slow_intr_type3 (addr 0x10500300): 0xFFFFFFFF
slow_intr_type2 (addr 0x10500304): 0xFFFFFFFF
slow_intr_type1 (addr 0x10500308): 0xFFFFFFFF
slow_intr_type0 (addr 0x1050030C): 0xFFFFFFFF
slow_err_intr_event1 (addr 0x10500310): 0x00000000
slow_err_intr_event0 (addr 0x10500314): 0x00000000
slow_mgmt_intr_event1 (addr 0x10500318): 0x00000000
slow_mgmt_intr_event0 (addr 0x1050031C): 0x00000000
slow_ntwk_intr_event1 (addr 0x10500320): 0x00000000
slow_ntwk_intr_event0 (addr 0x10500324): 0x00000000
slow_err_intr_enable1 (addr 0x10500328): 0x00000000
slow_err_intr_enable0 (addr 0x1050032C): 0x00000000
slow_mgmt_intr_enable1 (addr 0x10500330): 0x00000000
slow_mgmt_intr_enable0 (addr 0x10500334): 0x00000000
slow_ntwk_intr_enable1 (addr 0x10500338): 0x00000000
slow_ntwk_intr_enable0 (addr 0x1050033C): 0x00000000
slow_output_polarity_ctrl1 (addr 0x10500340): 0x00000000
slow_output_polarity_ctrl0 (addr 0x10500344): 0x00000000
slow_input_polarity_ctrl1 (addr 0x10500348): 0x00000000
slow_input_polarity_ctrl0 (addr 0x1050034C): 0x00000000

io-controller hdlc 0 (addr 0x10400000):


h_status (addr 0x10400000): 0x00000000
h_edtbar (addr 0x10400004): 0x0ED51000
h_idtbar (addr 0x10400008): 0x0ED53000
h_cer (addr 0x1040000C): 0x00000000
h_edavnr (addr 0x10400010): 0x00000000
h_ebrr (addr 0x10400014): 0x00000000
h_ipqnr (addr 0x10400018): 0x00000000
h_eer (addr 0x1040001C): 0x00000000
h_ier (addr 0x10400020): 0x00000000
h_ilur (addr 0x10400024): 0x00000000
ca_cr (addr 0x10400028): 0x00000000
h_ccr (addr 0x1040002C): 0x00000000
h_ctrl (addr 0x10400030): 0x0000006F
h_imfsr (addr 0x10400034): 0x0000FFFF
h_ifser (addr 0x10400038): 0x00000000
h_tdmcr (addr 0x1040003C): 0x0000001B
dbg_buf_addr (addr 0x10400100): 0x00000000
dbg_data_lower (addr 0x10400104): 0x00000000
dbg_data_upper (addr 0x10400108): 0x00000000
h_frm_cnt (addr 0x1040010C): 0x00000000
h_mem_pesr (addr 0x10400110): 0x00000000
h_mem_pecr (addr 0x10400114): 0x0000000F
h_emem_buf_pear (addr 0x10400118): 0x00000007
h_imem_buf_pear (addr 0x1040011C): 0x000000D7
h_echn_am_pear (addr 0x10400120): 0x00000034
h_ichn_am_pear (addr 0x10400124): 0x0000000C
h_parerr_inject (addr 0x10400128): 0x00000000
h_sti_buserr_sts (addr 0x10400200): 0x00000000
h_sti_buserr_ctl (addr 0x10400204): 0x0000007F

hdlc_ca_lh (addr 0x10400400 - 0x104005FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

hdlc_ca_uh (addr 0x10400600 - 0x104007FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

io-controller hdlc 1 (addr 0x10410000):


h_status (addr 0x10410000): 0x00000000
h_edtbar (addr 0x10410004): 0x0ED55000
h_idtbar (addr 0x10410008): 0x0ED57000
h_cer (addr 0x1041000C): 0x00000000
h_edavnr (addr 0x10410010): 0x00000000
h_ebrr (addr 0x10410014): 0x00000000
h_ipqnr (addr 0x10410018): 0x00000000
h_eer (addr 0x1041001C): 0x00000000
h_ier (addr 0x10410020): 0x00000000
h_ilur (addr 0x10410024): 0x00000000
ca_cr (addr 0x10410028): 0x00000000
h_ccr (addr 0x1041002C): 0x00000000
h_ctrl (addr 0x10410030): 0x0000006F
h_imfsr (addr 0x10410034): 0x0000FFFF
h_ifser (addr 0x10410038): 0x00000000
h_tdmcr (addr 0x1041003C): 0x0000001B
dbg_buf_addr (addr 0x10410100): 0x00000000
dbg_data_lower (addr 0x10410104): 0x00000000
dbg_data_upper (addr 0x10410108): 0x00000000
h_frm_cnt (addr 0x1041010C): 0x00000000
h_mem_pesr (addr 0x10410110): 0x00000000
h_mem_pecr (addr 0x10410114): 0x0000000F
h_emem_buf_pear (addr 0x10410118): 0x00000007
h_imem_buf_pear (addr 0x1041011C): 0x00000067
h_echn_am_pear (addr 0x10410120): 0x0000000C
h_ichn_am_pear (addr 0x10410124): 0x00000030
h_parerr_inject (addr 0x10410128): 0x00000000
h_sti_buserr_sts (addr 0x10410200): 0x00000000
h_sti_buserr_ctl (addr 0x10410204): 0x0000007F

hdlc_ca_lh (addr 0x10410400 - 0x104105FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

hdlc_ca_uh (addr 0x10410600 - 0x104107FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

io-controller hdlc 2 (addr 0x10420000):


h_status (addr 0x10420000): 0x00000000
h_edtbar (addr 0x10420004): 0x0ED59000
h_idtbar (addr 0x10420008): 0x0ED5B000
h_cer (addr 0x1042000C): 0x00000000
h_edavnr (addr 0x10420010): 0x00000000
h_ebrr (addr 0x10420014): 0x00000000
h_ipqnr (addr 0x10420018): 0x00000000
h_eer (addr 0x1042001C): 0x00000000
h_ier (addr 0x10420020): 0x00000000
h_ilur (addr 0x10420024): 0x00000000
ca_cr (addr 0x10420028): 0x00000000
h_ccr (addr 0x1042002C): 0x00000000
h_ctrl (addr 0x10420030): 0x0000006F
h_imfsr (addr 0x10420034): 0x0000FFFF
h_ifser (addr 0x10420038): 0x00000000
h_tdmcr (addr 0x1042003C): 0x0000001B
dbg_buf_addr (addr 0x10420100): 0x00000000
dbg_data_lower (addr 0x10420104): 0x00000000
dbg_data_upper (addr 0x10420108): 0x00000000
h_frm_cnt (addr 0x1042010C): 0x00000000
h_mem_pesr (addr 0x10420110): 0x00000000
h_mem_pecr (addr 0x10420114): 0x0000000F
h_emem_buf_pear (addr 0x10420118): 0x00000007
h_imem_buf_pear (addr 0x1042011C): 0x0000002F
h_echn_am_pear (addr 0x10420120): 0x0000003C
h_ichn_am_pear (addr 0x10420124): 0x00000060
h_parerr_inject (addr 0x10420128): 0x00000000
h_sti_buserr_sts (addr 0x10420200): 0x00000000
h_sti_buserr_ctl (addr 0x10420204): 0x0000007F

hdlc_ca_lh (addr 0x10420400 - 0x104205FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

hdlc_ca_uh (addr 0x10420600 - 0x104207FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

io-controller hdlc 3 (addr 0x10430000):


h_status (addr 0x10430000): 0x00000000
h_edtbar (addr 0x10430004): 0x0ED5D000
h_idtbar (addr 0x10430008): 0x0ED5F000
h_cer (addr 0x1043000C): 0x00000000
h_edavnr (addr 0x10430010): 0x00000000
h_ebrr (addr 0x10430014): 0x00000000
h_ipqnr (addr 0x10430018): 0x00000000
h_eer (addr 0x1043001C): 0x00000000
h_ier (addr 0x10430020): 0x00000000
h_ilur (addr 0x10430024): 0x00000000
ca_cr (addr 0x10430028): 0x00000000
h_ccr (addr 0x1043002C): 0x00000000
h_ctrl (addr 0x10430030): 0x0000006F
h_imfsr (addr 0x10430034): 0x0000FFFF
h_ifser (addr 0x10430038): 0x00000000
h_tdmcr (addr 0x1043003C): 0x0000001B
dbg_buf_addr (addr 0x10430100): 0x00000000
dbg_data_lower (addr 0x10430104): 0x00000000
dbg_data_upper (addr 0x10430108): 0x00000000
h_frm_cnt (addr 0x1043010C): 0x00000000
h_mem_pesr (addr 0x10430110): 0x00000000
h_mem_pecr (addr 0x10430114): 0x0000000F
h_emem_buf_pear (addr 0x10430118): 0x00000007
h_imem_buf_pear (addr 0x1043011C): 0x000000C7
h_echn_am_pear (addr 0x10430120): 0x00000034
h_ichn_am_pear (addr 0x10430124): 0x00000058
h_parerr_inject (addr 0x10430128): 0x00000000
h_sti_buserr_sts (addr 0x10430200): 0x00000000
h_sti_buserr_ctl (addr 0x10430204): 0x0000007F

hdlc_ca_lh (addr 0x10430400 - 0x104305FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

hdlc_ca_uh (addr 0x10430600 - 0x104307FF):


0: 00000000 00000000 00000000 00000000 ................
16: 00000000 00000000 00000000 00000000 ................
32: 00000000 00000000 00000000 00000000 ................
48: 00000000 00000000 00000000 00000000 ................
64: 00000000 00000000 00000000 00000000 ................
80: 00000000 00000000 00000000 00000000 ................
96: 00000000 00000000 00000000 00000000 ................
112: 00000000 00000000 00000000 00000000 ................
128: 00000000 00000000 00000000 00000000 ................
144: 00000000 00000000 00000000 00000000 ................
160: 00000000 00000000 00000000 00000000 ................
176: 00000000 00000000 00000000 00000000 ................
192: 00000000 00000000 00000000 00000000 ................
208: 00000000 00000000 00000000 00000000 ................
224: 00000000 00000000 00000000 00000000 ................
240: 00000000 00000000 00000000 00000000 ................
256: 00000000 00000000 00000000 00000000 ................
272: 00000000 00000000 00000000 00000000 ................
288: 00000000 00000000 00000000 00000000 ................
304: 00000000 00000000 00000000 00000000 ................
320: 00000000 00000000 00000000 00000000 ................
336: 00000000 00000000 00000000 00000000 ................
352: 00000000 00000000 00000000 00000000 ................
368: 00000000 00000000 00000000 00000000 ................
384: 00000000 00000000 00000000 00000000 ................
400: 00000000 00000000 00000000 00000000 ................
416: 00000000 00000000 00000000 00000000 ................
432: 00000000 00000000 00000000 00000000 ................
448: 00000000 00000000 00000000 00000000 ................
464: 00000000 00000000 00000000 00000000 ................
480: 00000000 00000000 00000000 00000000 ................
496: 00000000 00000000 00000000 00000000 ................
512:

Device Node 0 io-controller hsib (addr 0x107F0000):


dn_ctrl (addr 0x107F0000): 0x00000027
dn_initiator_thlv (addr 0x107F0004): 0x00080808
dn_target_thlv (addr 0x107F0008): 0x00080808
dn_status (addr 0x107F000C): 0x00000002
dn_initiator_error (addr 0x107F0010): 0x00000000
dn_target_error (addr 0x107F0014): 0x00000000
dn_initiator_error_mask (addr 0x107F0018): 0x00000000
dn_target_error_mask (addr 0x107F001C): 0x00000000
dn_node_id (addr 0x107F0020): 0x00000000
dn_target_online (addr 0x107F0024): 0x000000E7
dn_first_error_hsib_hdr (addr 0x107F0028): 0x00000000
dn_first_error_address (addr 0x107F002C): 0x00000000
dn_second_error_hsib_hdr (addr 0x107F0030): 0x00000000
dn_first_error_address (addr 0x107F0034): 0x00000000
dn_aux_ctrl (addr 0x107F0050): 0x00000329
dn_timeout_ctrl (addr 0x107F0054): 0x00000000
dn_timer (addr 0x107F0058): 0x00056153
hsib_no_lut_priority (addr 0x107F005C): 0x00000000

LUT Entry 0 LUT (addr 0x107F0060):


lut_ctrl (addr 0x107F0060): 0x80100040
base_limit (addr 0x107F0064): 0x103F1000

LUT Entry 1 LUT (addr 0x107F0068):


lut_ctrl (addr 0x107F0068): 0x80100080
base_limit (addr 0x107F006C): 0x104F1040

LUT Entry 2 LUT (addr 0x107F0070):


lut_ctrl (addr 0x107F0070): 0x80120020
base_limit (addr 0x107F0074): 0x10551050

LUT Entry 3 LUT (addr 0x107F0078):


lut_ctrl (addr 0x107F0078): 0x80100040
base_limit (addr 0x107F007C): 0x107E107E

Device Node 1 io-controller hsib (addr 0x107F1000):


dn_ctrl (addr 0x107F1000): 0x0000001B
dn_initiator_thlv (addr 0x107F1004): 0x00080404
dn_target_thlv (addr 0x107F1008): 0x0004020E
dn_status (addr 0x107F100C): 0x00000000
dn_initiator_error (addr 0x107F1010): 0x00000000
dn_target_error (addr 0x107F1014): 0x00000000
dn_initiator_error_mask (addr 0x107F1018): 0x00000000
dn_target_error_mask (addr 0x107F101C): 0x00000000
dn_node_id (addr 0x107F1020): 0x00000001
dn_target_online (addr 0x107F1024): 0x000000E7
dn_first_error_hsib_hdr (addr 0x107F1028): 0x00000000
dn_first_error_address (addr 0x107F102C): 0x00000000
dn_second_error_hsib_hdr (addr 0x107F1030): 0x00000000
dn_first_error_address (addr 0x107F1034): 0x00000000
dn_aux_ctrl (addr 0x107F1050): 0x0000032B
dn_timeout_ctrl (addr 0x107F1054): 0x00000000
dn_timer (addr 0x107F1058): 0x0005DAB8
hsib_no_lut_priority (addr 0x107F105C): 0x00000000

LUT Entry 0 LUT (addr 0x107F1060):


lut_ctrl (addr 0x107F1060): 0x00000000
base_limit (addr 0x107F1064): 0x0000FFFF

LUT Entry 1 LUT (addr 0x107F1068):


lut_ctrl (addr 0x107F1068): 0x00000000
base_limit (addr 0x107F106C): 0x0000FFFF

LUT Entry 2 LUT (addr 0x107F1070):


lut_ctrl (addr 0x107F1070): 0x00000000
base_limit (addr 0x107F1074): 0x0000FFFF

LUT Entry 3 LUT (addr 0x107F1078):


lut_ctrl (addr 0x107F1078): 0x00000000
base_limit (addr 0x107F107C): 0x0000FFFF

Device Node 2 io-controller hsib (addr 0x107F2000):


dn_ctrl (addr 0x107F2000): 0x0000001B
dn_initiator_thlv (addr 0x107F2004): 0x00080404
dn_target_thlv (addr 0x107F2008): 0x0004020E
dn_status (addr 0x107F200C): 0x00000000
dn_initiator_error (addr 0x107F2010): 0x00000000
dn_target_error (addr 0x107F2014): 0x00000000
dn_initiator_error_mask (addr 0x107F2018): 0x00000000
dn_target_error_mask (addr 0x107F201C): 0x00000000
dn_node_id (addr 0x107F2020): 0x00000002
dn_target_online (addr 0x107F2024): 0x000000E7
dn_first_error_hsib_hdr (addr 0x107F2028): 0x00000000
dn_first_error_address (addr 0x107F202C): 0x00000000
dn_second_error_hsib_hdr (addr 0x107F2030): 0x00000000
dn_first_error_address (addr 0x107F2034): 0x00000000
dn_aux_ctrl (addr 0x107F2050): 0x0000032B
dn_timeout_ctrl (addr 0x107F2054): 0x00000000
dn_timer (addr 0x107F2058): 0x000625B6
hsib_no_lut_priority (addr 0x107F205C): 0x00000000

LUT Entry 0 LUT (addr 0x107F2060):


lut_ctrl (addr 0x107F2060): 0x00000000
base_limit (addr 0x107F2064): 0x0000FFFF

LUT Entry 1 LUT (addr 0x107F2068):


lut_ctrl (addr 0x107F2068): 0x00000000
base_limit (addr 0x107F206C): 0x0000FFFF

LUT Entry 2 LUT (addr 0x107F2070):


lut_ctrl (addr 0x107F2070): 0x00000000
base_limit (addr 0x107F2074): 0x0000FFFF

LUT Entry 3 LUT (addr 0x107F2078):


lut_ctrl (addr 0x107F2078): 0x00000000
base_limit (addr 0x107F207C): 0x0000FFFF

Device Node 5 io-controller hsib (addr 0x107F5000):


dn_ctrl (addr 0x107F5000): 0x0000001B
dn_initiator_thlv (addr 0x107F5004): 0x00040404
dn_target_thlv (addr 0x107F5008): 0x00040404
dn_status (addr 0x107F500C): 0x00000000
dn_initiator_error (addr 0x107F5010): 0x00000000
dn_target_error (addr 0x107F5014): 0x00000000
dn_initiator_error_mask (addr 0x107F5018): 0x00000000
dn_target_error_mask (addr 0x107F501C): 0x00000000
dn_node_id (addr 0x107F5020): 0x00000005
dn_target_online (addr 0x107F5024): 0x000000E7
dn_first_error_hsib_hdr (addr 0x107F5028): 0x00000000
dn_first_error_address (addr 0x107F502C): 0x00000000
dn_second_error_hsib_hdr (addr 0x107F5030): 0x00000000
dn_first_error_address (addr 0x107F5034): 0x00000000
dn_aux_ctrl (addr 0x107F5050): 0x0000013B
dn_timeout_ctrl (addr 0x107F5054): 0x00000000
dn_timer (addr 0x107F5058): 0x000680A5
hsib_no_lut_priority (addr 0x107F505C): 0x00000130

LUT Entry 0 LUT (addr 0x107F5060):


lut_ctrl (addr 0x107F5060): 0x00000000
base_limit (addr 0x107F5064): 0x0000FFFF

LUT Entry 1 LUT (addr 0x107F5068):


lut_ctrl (addr 0x107F5068): 0x00000000
base_limit (addr 0x107F506C): 0x0000FFFF

LUT Entry 2 LUT (addr 0x107F5070):


lut_ctrl (addr 0x107F5070): 0x00000000
base_limit (addr 0x107F5074): 0x0000FFFF

LUT Entry 3 LUT (addr 0x107F5078):


lut_ctrl (addr 0x107F5078): 0x00000000
base_limit (addr 0x107F507C): 0x0000FFFF

io-controller hwic0 (addr 0x107E0000):


scratch_reg (addr 0x107E0100): 0xA0A1A2A3
err_reg0 (addr 0x107E0104): 0x00000000
err_reg1 (addr 0x107E0108): 0x00000000
extnd_reg_err_info (addr 0x107E010C): 0x00000000
cfg_reg (addr 0x107E0110): 0x00072701
oir_reg (addr 0x107E0114): 0x00000000
ram_err_injection_reg (addr 0x107E0118): 0x00000000
egr_cache_debug_reg (addr 0x107E011C): 0x00000107
err_int_en_reg0 (addr 0x107E0120): 0x00000000
err_int_en_reg1 (addr 0x107E0124): 0x00000000

io-controller hwic1 (addr 0x107E4000):


scratch_reg (addr 0x107E4100): 0xA0A1A2A3
err_reg0 (addr 0x107E4104): 0x00000000
err_reg1 (addr 0x107E4108): 0x00000000
extnd_reg_err_info (addr 0x107E410C): 0x00000000
cfg_reg (addr 0x107E4110): 0x00072701
oir_reg (addr 0x107E4114): 0x00000000
ram_err_injection_reg (addr 0x107E4118): 0x00000000
egr_cache_debug_reg (addr 0x107E411C): 0x00000107
err_int_en_reg0 (addr 0x107E4120): 0x00000000
err_int_en_reg1 (addr 0x107E4124): 0x00000000

io-controller interrupts (addr 0x10500000):


cpu1_network_intr_enable (addr 0x10500000): 0x1C020FFF
cpu1_mgmt_intr_enable (addr 0x10500008): 0x00000000
cpu1_error_intr_enable (addr 0x1050000C): 0x7C3F0FFF
cpu2_network_intr_enable (addr 0x10500010): 0x00000000
cpu2_mgmt_intr_enable (addr 0x10500018): 0x00000000
cpu2_error_intr_enable (addr 0x1050001C): 0x00000000
redirect_ntwk_intr_en (addr 0x10500020): 0x00000000
redirect_mgmt_intr_en (addr 0x10500028): 0x00000000
redirect_err_intr_en (addr 0x1050002C): 0x00000000
network interrupt status (addr 0x10500030): 0x00000000
mgmt interrupt status (addr 0x10500038): 0x00000000
error interrupt status (addr 0x1050003C): 0x00000000
msi_intr_relax_order (addr 0x10500040): 0x00000000
hsib_error_intr_enable (addr 0x10500048): 0x0000FC03
hsib_error_intr_status (addr 0x1050004C): 0x00000000
hisb_en_error_pcie0low (addr 0x10500050): 0x001FFFFE
hisb_en_error_pcie0high (addr 0x10500054): 0x00FFFFFF
hisb_en_error_pcie1low (addr 0x10500058): 0x00000000
hisb_en_error_pcie1high (addr 0x1050005C): 0x00000000
hisb_en_error_pcie2low (addr 0x10500060): 0x00000000
hisb_en_error_pcie2high (addr 0x10500064): 0x00000000
hisb_en_error_pcie3low (addr 0x10500068): 0x00000000
hisb_en_error_pcie3high (addr 0x1050006C): 0x00000000
hisb_en_error_pcie4low (addr 0x10500070): 0x00000000
hisb_en_error_pcie4high (addr 0x10500074): 0x00000000
hsib_en_error_glb_reg_low (addr 0x10500078): 0x001FFFFE
hsib_en_error_glb_reg_high (addr 0x1050007C): 0x00FFFFFF
hsib_en_error_hwic_low (addr 0x10500080): 0x001FFFFE
hsib_en_error_hwic_high (addr 0x10500084): 0x00FFFFFF
hsib_en_error_wan_low (addr 0x10500088): 0x001FFFFE
hsib_en_error_wan_high (addr 0x1050008C): 0x00FFFFFF
hsib_error_event_pcie0low (addr 0x10500090): 0x00000000
hsib_error_event_pcie0high (addr 0x10500094): 0x00000000
hsib_error_event_pcie1low (addr 0x10500098): 0x00000000
hsib_error_event_pcie1high (addr 0x1050009C): 0x00000000
hsib_error_event_pcie2low (addr 0x105000A0): 0x00000000
hsib_error_event_pcie2high (addr 0x105000A4): 0x00000000
hsib_error_event_pcie3low (addr 0x105000A8): 0x00000000
hsib_error_event_pcie3high (addr 0x105000AC): 0x00000000
hsib_error_event_pcie4low (addr 0x105000B0): 0x00000000
hsib_error_event_pcie4high (addr 0x105000B4): 0x00000000
hsib_error_event_glb_reg_low (addr 0x105000B8): 0x00000000
hsib_error_event_glb_reg_high (addr 0x105000BC): 0x00000000
hsib_error_event_hwic_low (addr 0x105000C0): 0x00000000
hsib_error_event_hwic_high (addr 0x105000C4): 0x00000000
hsib_error_event_wan_low (addr 0x105000C8): 0x00000000
hsib_error_event_wan_high (addr 0x105000CC): 0x00000000
i2c_master_intr_en (addr 0x105000D0): 0x00000000
i2c_master_intr_status (addr 0x105000D4): 0x00000007
pcie_err_intr_en (addr 0x105000D8): 0x00000000
pcie_err_event (addr 0x105000DC): 0x00000000
interrupt_delay_gpio 0 (addr 0x105000E0): 0x00000000
interrupt_dleay_gpio 1 (addr 0x105000E4): 0x00000000
interrupt_delay_gpio 2 (addr 0x105000E8): 0x00000000
interrupt_delay_gpio 3 (addr 0x105000EC): 0x00000000
interrupt_delay_hdlc 0 (addr 0x105000F0): 0x00000000
interrupt_delay_hdlc 1 (addr 0x105000F4): 0x00000000
interrupt_delay_hdlc 2 (addr 0x105000F8): 0x00000000
interrupt_delay_hdlc 3 (addr 0x105000FC): 0x00000000
interrupt_delay_hdlc 4 (addr 0x10500100): 0x00000000
interrupt_delay_hdlc 5 (addr 0x10500104): 0x00000000
interrupt_delay_hdlc 6 (addr 0x10500108): 0x00000000
interrupt_delay_hdlc 7 (addr 0x1050010C): 0x00000000
interrupt_delay_hwic 0 (addr 0x10500110): 0x00000000
interrupt_delay_hwic 1 (addr 0x10500114): 0x00000000
interrupt_delay_hwic 2 (addr 0x10500118): 0x00000000
interrupt_delay_hwic 3 (addr 0x1050011C): 0x00000000
interrupt_delay_scc (addr 0x10500120): 0x00000000
interrupt_delay_packet_pump (addr 0x10500124): 0x00000000
cpu1_cap_ntwk_pcie_msi0 (addr 0x10500140): 0x015B5400
cpu1_cap_ntwk_pcie_msi1 (addr 0x10500144): 0x0000BCB0
cpu1_cap_ntwk_pcie_msi2 (addr 0x10500148): 0x00000080
cpu1_cap_ntwk_pcie_msi3 (addr 0x1050014C): 0xE3FDF000
cpu1_cap_ntwk_pcie_msi4 (addr 0x10500150): 0x00000000
cpu1_cap_mgmt_pcie_msi0 (addr 0x10500154): 0x010A6800
cpu1_cap_mgmt_pcie_msi1 (addr 0x10500158): 0x00000000
cpu1_cap_mgmt_pcie_msi2 (addr 0x1050015C): 0x00000000
cpu1_cap_mgmt_pcie_msi3 (addr 0x10500160): 0xFFFFFFFF
cpu1_cap_mgmt_pcie_msi4 (addr 0x10500164): 0x00000000
cpu1_cap_error_pcie_msi0 (addr 0x10500168): 0x015B7C00
cpu1_cap_error_pcie_msi1 (addr 0x1050016C): 0x0000BCB0
cpu1_cap_error_pcie_msi2 (addr 0x10500170): 0x000000C0
cpu1_cap_error_pcie_msi3 (addr 0x10500174): 0x00000000
cpu1_cap_error_pcie_msi4 (addr 0x10500178): 0x00000000
cpu2_cap_ntwk_pcie_msi0 (addr 0x1050017C): 0x010A9000
cpu2_cap_ntwk_pcie_msi1 (addr 0x10500180): 0x00000000
cpu2_cap_ntwk_pcie_msi2 (addr 0x10500184): 0x00000000
cpu2_cap_ntwk_pcie_msi3 (addr 0x10500188): 0xFFFFFFFF
cpu2_cap_ntwk_pcie_msi4 (addr 0x1050018C): 0x00000000
cpu2_cap_mgmt_pcie_msi0 (addr 0x10500190): 0x010AA400
cpu2_cap_mgmt_pcie_msi1 (addr 0x10500194): 0x00000000
cpu2_cap_mgmt_pcie_msi2 (addr 0x10500198): 0x00000000
cpu2_cap_mgmt_pcie_msi3 (addr 0x1050019C): 0xFFFFFFFF
cpu2_cap_mgmt_pcie_msi4 (addr 0x105001A0): 0x00000000
cpu2_cap_error_pcie_msi0 (addr 0x105001A4): 0x010AB800
cpu2_cap_error_pcie_msi1 (addr 0x105001A8): 0x00000000
cpu2_cap_error_pcie_msi2 (addr 0x105001AC): 0x00000000
cpu2_cap_error_pcie_msi3 (addr 0x105001B0): 0xFFFFFFFF
cpu2_cap_error_pcie_msi4 (addr 0x105001B4): 0x00000000

io-controller reset controller (addr 0x10500480):


dn_reset (addr 0x10500480): 0x00000000
function_block_reset (addr 0x10500484): 0x00000000
host_cpu_reset (addr 0x10500488): 0x00000000
ioctrl_warm_reset (addr 0x1050048C): 0x00000000
host_system_reset (addr 0x10500490): 0x00000000

WatchDog 0
wdog_timer_limit (addr 0x10500494): 0x01312D00
wdog_timer_service (addr 0x10500498): 0x00000004
wdog_timer_enable (addr 0x1050049C): 0x00000002
wdog_timer_trigger_level (addr 0x105004A0): 0x00000000

WatchDog 1
wdog_timer_limit (addr 0x105004A4): 0x00FFFFFF
wdog_timer_service (addr 0x105004A8): 0x00000000
wdog_timer_enable (addr 0x105004AC): 0x00000000
wdog_timer_trigger_level (addr 0x105004B0): 0x00000000
reset_status (addr 0x105004B4): 0x00000100
io-controller scc (addr 0x10490000):
STI_errintr_status (addr 0x10490004): 0x00000000
STI_errintr_enable (addr 0x10490008): 0x7FFFFFFF
SCC_ctrl_regs (addr 0x10491004): 0x0000
mgmt_intr_status (addr 0x10491010): 0x0010
netio_intr_status (addr 0x10491012): 0x0000
timer_0_7_status (addr 0x10491014): 0x0000
timer_16_19_status (addr 0x10491016): 0x0000
mgmt_intr_enable (addr 0x10491020): 0x0002
netio_intr_enable (addr 0x10491022): 0x0000
timer_0_7_enable (addr 0x10491024): 0x0000
timer_16_19_enable (addr 0x10491026): 0x0000
timer_0_1_program (addr 0x10491030): 0x0000
timer_2_3_program (addr 0x10491032): 0x0000
timer_4_5_program (addr 0x10491034): 0x0000
timer_6_7_program (addr 0x10491036): 0x0000
timer_16_program (addr 0x10491040): 0x0000
timer_17_program (addr 0x10491042): 0x0000
timer_18_program (addr 0x10491044): 0x0000
timer_19_program (addr 0x10491046): 0x0000
scc_regs[0].ch_mode_cfg (addr 0x10491100): 0x10019030
scc_regs[0].ch_flag_cfg (addr 0x10491104): 0x0000
scc_regs[0].ch_flwctrl_cfg (addr 0x10491108): 0x0000
scc_regs[0].ch_intr_status (addr 0x1049110A): 0x0000
scc_regs[0].ch_intr_enable (addr 0x1049110C): 0x0000
scc_regs[0].ch_cmd_stat (addr 0x1049110E): 0x0028
scc_regs[1].ch_mode_cfg (addr 0x10491110): 0x10019030
scc_regs[1].ch_flag_cfg (addr 0x10491114): 0x0000
scc_regs[1].ch_flwctrl_cfg (addr 0x10491118): 0x0000
scc_regs[1].ch_intr_status (addr 0x1049111A): 0x0000
scc_regs[1].ch_intr_enable (addr 0x1049111C): 0x0000
scc_regs[1].ch_cmd_stat (addr 0x1049111E): 0x0028
scc_regs[2].ch_mode_cfg (addr 0x10491120): 0x10019030
scc_regs[2].ch_flag_cfg (addr 0x10491124): 0x0000
scc_regs[2].ch_flwctrl_cfg (addr 0x10491128): 0x0000
scc_regs[2].ch_intr_status (addr 0x1049112A): 0x0000
scc_regs[2].ch_intr_enable (addr 0x1049112C): 0x0000
scc_regs[2].ch_cmd_stat (addr 0x1049112E): 0x0028
scc_regs[3].ch_mode_cfg (addr 0x10491130): 0x10019030
scc_regs[3].ch_flag_cfg (addr 0x10491134): 0x0000
scc_regs[3].ch_flwctrl_cfg (addr 0x10491138): 0x0000
scc_regs[3].ch_intr_status (addr 0x1049113A): 0x0000
scc_regs[3].ch_intr_enable (addr 0x1049113C): 0x0000
scc_regs[3].ch_cmd_stat (addr 0x1049113E): 0x0028
rx_dma_regs[0].ring_start_ptr (addr 0x10492000): 0x00000000
rx_dma_regs[0].ring_mask_index (addr 0x10492004): 0x00000000
rx_dma_regs[0].dma_internal_desc_stat (addr 0x10492008): 0x00000000
rx_dma_regs[0].dma_internal_buff_addr (addr 0x1049200C): 0x00000000
rx_dma_regs[0].dma_internal_context (addr 0x10492010): 0x00000000
rx_dma_regs[0].dma_internal_fifo_data (addr 0x10492014): 0x00000000
rx_dma_regs[1].ring_start_ptr (addr 0x10492020): 0x00000000
rx_dma_regs[1].ring_mask_index (addr 0x10492024): 0x00000000
rx_dma_regs[1].dma_internal_desc_stat (addr 0x10492028): 0x00000000
rx_dma_regs[1].dma_internal_buff_addr (addr 0x1049202C): 0x00000000
rx_dma_regs[1].dma_internal_context (addr 0x10492030): 0x00000000
rx_dma_regs[1].dma_internal_fifo_data (addr 0x10492034): 0x00000000
rx_dma_regs[2].ring_start_ptr (addr 0x10492040): 0x00000000
rx_dma_regs[2].ring_mask_index (addr 0x10492044): 0x00000000
rx_dma_regs[2].dma_internal_desc_stat (addr 0x10492048): 0x00000000
rx_dma_regs[2].dma_internal_buff_addr (addr 0x1049204C): 0x00000000
rx_dma_regs[2].dma_internal_context (addr 0x10492050): 0x00000000
rx_dma_regs[2].dma_internal_fifo_data (addr 0x10492054): 0x00000000
rx_dma_regs[3].ring_start_ptr (addr 0x10492060): 0x00000000
rx_dma_regs[3].ring_mask_index (addr 0x10492064): 0x00000000
rx_dma_regs[3].dma_internal_desc_stat (addr 0x10492068): 0x00000000
rx_dma_regs[3].dma_internal_buff_addr (addr 0x1049206C): 0x00000000
rx_dma_regs[3].dma_internal_context (addr 0x10492070): 0x00000000
rx_dma_regs[3].dma_internal_fifo_data (addr 0x10492074): 0x00000000
tx_dma_regs[0].ring_start_ptr (addr 0x10492200): 0x00000000
tx_dma_regs[0].ring_mask_index (addr 0x10492204): 0x00000000
tx_dma_regs[0].dma_internal_desc_stat (addr 0x10492208): 0x00000000
tx_dma_regs[0].dma_internal_buff_addr (addr 0x1049220C): 0x00000000
tx_dma_regs[0].dma_internal_context (addr 0x10492210): 0x00000000
tx_dma_regs[0].dma_internal_fifo_data (addr 0x10492214): 0x00000000
tx_dma_regs[1].ring_start_ptr (addr 0x10492220): 0x00000000
tx_dma_regs[1].ring_mask_index (addr 0x10492224): 0x00000000
tx_dma_regs[1].dma_internal_desc_stat (addr 0x10492228): 0x00000000
tx_dma_regs[1].dma_internal_buff_addr (addr 0x1049222C): 0x00000000
tx_dma_regs[1].dma_internal_context (addr 0x10492230): 0x00000000
tx_dma_regs[1].dma_internal_fifo_data (addr 0x10492234): 0x00000000
tx_dma_regs[2].ring_start_ptr (addr 0x10492240): 0x00000000
tx_dma_regs[2].ring_mask_index (addr 0x10492244): 0x00000000
tx_dma_regs[2].dma_internal_desc_stat (addr 0x10492248): 0x00000000
tx_dma_regs[2].dma_internal_buff_addr (addr 0x1049224C): 0x00000000
tx_dma_regs[2].dma_internal_context (addr 0x10492250): 0x00000000
tx_dma_regs[2].dma_internal_fifo_data (addr 0x10492254): 0x00000000
tx_dma_regs[3].ring_start_ptr (addr 0x10492260): 0x00000000
tx_dma_regs[3].ring_mask_index (addr 0x10492264): 0x00000000
tx_dma_regs[3].dma_internal_desc_stat (addr 0x10492268): 0x00000000
tx_dma_regs[3].dma_internal_buff_addr (addr 0x1049226C): 0x00000000
tx_dma_regs[3].dma_internal_context (addr 0x10492270): 0x00000000
tx_dma_regs[3].dma_internal_fifo_data (addr 0x10492274): 0x00000000
txbsc_regs[0].context_cfg_pad_char (addr 0x10492400): 0x00000000
txbsc_regs[1].context_cfg_pad_char (addr 0x10492410): 0x00000000
txbsc_regs[2].context_cfg_pad_char (addr 0x10492420): 0x00000000
txbsc_regs[3].context_cfg_pad_char (addr 0x10492430): 0x00000000
txppp_regs[0].accm_map (addr 0x10492600): 0x00000000
txppp_regs[0].special_char (addr 0x10492604): 0x00000000
txppp_regs[0].context (addr 0x1049260C): 0x00000000
txppp_regs[1].accm_map (addr 0x10492610): 0x00000000
txppp_regs[1].special_char (addr 0x10492614): 0x00000000
txppp_regs[1].context (addr 0x1049261C): 0x00000000
txppp_regs[2].accm_map (addr 0x10492620): 0x00000000
txppp_regs[2].special_char (addr 0x10492624): 0x00000000
txppp_regs[2].context (addr 0x1049262C): 0x00000000
txppp_regs[3].accm_map (addr 0x10492630): 0x00000000
txppp_regs[3].special_char (addr 0x10492634): 0x00000000
txppp_regs[3].context (addr 0x1049263C): 0x00000000
rxppp_regs[0].accm_map (addr 0x10492800): 0x00000000
rxppp_regs[0].special_char (addr 0x10492804): 0x00000000
rxppp_regs[0].context (addr 0x1049280C): 0x00000000
rxppp_regs[1].accm_map (addr 0x10492810): 0x00000000
rxppp_regs[1].special_char (addr 0x10492814): 0x00000000
rxppp_regs[1].context (addr 0x1049281C): 0x00000000
rxppp_regs[2].accm_map (addr 0x10492820): 0x00000000
rxppp_regs[2].special_char (addr 0x10492824): 0x00000000
rxppp_regs[2].context (addr 0x1049282C): 0x00000000
rxppp_regs[3].accm_map (addr 0x10492830): 0x00000000
rxppp_regs[3].special_char (addr 0x10492834): 0x00000000
rxppp_regs[3].context (addr 0x1049283C): 0x00000000
rxbsc_regs[0].context_cfg_pad_char (addr 0x10492A00): 0x00000000
rxbsc_regs[1].context_cfg_pad_char (addr 0x10492A10): 0x00000000
rxbsc_regs[2].context_cfg_pad_char (addr 0x10492A20): 0x00000000
rxbsc_regs[3].context_cfg_pad_char (addr 0x10492A30): 0x00000000
intf_regs[0].intf_ctrl (addr 0x10493000): 0x0200
intf_regs[0].modem_ctrl (addr 0x10493002): 0xE010
intf_regs[0].flow_ctrl (addr 0x10493004): 0x0000
intf_regs[0].brg_divider (addr 0x10493006): 0x0000
intf_regs[0].modem_intr_status (addr 0x10493008): 0x0000
intf_regs[1].intf_ctrl (addr 0x10493010): 0x0200
intf_regs[1].modem_ctrl (addr 0x10493012): 0xE010
intf_regs[1].flow_ctrl (addr 0x10493014): 0x0000
intf_regs[1].brg_divider (addr 0x10493016): 0x0000
intf_regs[1].modem_intr_status (addr 0x10493018): 0x0000
intf_regs[2].intf_ctrl (addr 0x10493020): 0x0200
intf_regs[2].modem_ctrl (addr 0x10493022): 0xE010
intf_regs[2].flow_ctrl (addr 0x10493024): 0x0000
intf_regs[2].brg_divider (addr 0x10493026): 0x0000
intf_regs[2].modem_intr_status (addr 0x10493028): 0x0000
intf_regs[3].intf_ctrl (addr 0x10493030): 0x0200
intf_regs[3].modem_ctrl (addr 0x10493032): 0xE010
intf_regs[3].flow_ctrl (addr 0x10493034): 0x0000
intf_regs[3].brg_divider (addr 0x10493036): 0x0000
intf_regs[3].modem_intr_status (addr 0x10493038): 0x0000
tdm_control (addr 0x10493100): 0x0000
tdm_a_8k_divider (addr 0x10493102): 0x0000
tdm_b_8k_divider (addr 0x10493104): 0x0000
intf_irq_status (addr 0x10493106): 0x0000
freq_count_port_sel (addr 0x1049310A): 0x0000
freq_count (addr 0x1049310C): 0x00000000
pll_regs[0].pll_ctrl (addr 0x10493110): 0x0000
pll_regs[0].pll_8kref_divider (addr 0x10493112): 0x0000
pll_regs[0].pll_fback_pre_divider (addr 0x10493114): 0x0000
pll_regs[0].pll_fback_post_divider (addr 0x10493116): 0x0000
pll_regs[1].pll_ctrl (addr 0x10493120): 0x0000
pll_regs[1].pll_8kref_divider (addr 0x10493122): 0x0000
pll_regs[1].pll_fback_pre_divider (addr 0x10493124): 0x0000
pll_regs[1].pll_fback_post_divider (addr 0x10493126): 0x0000
pll_regs[2].pll_ctrl (addr 0x10493130): 0x0000
pll_regs[2].pll_8kref_divider (addr 0x10493132): 0x0000
pll_regs[2].pll_fback_pre_divider (addr 0x10493134): 0x0000
pll_regs[2].pll_fback_post_divider (addr 0x10493136): 0x0000
pll_regs[3].pll_ctrl (addr 0x10493140): 0x0000
pll_regs[3].pll_8kref_divider (addr 0x10493142): 0x0000
pll_regs[3].pll_fback_pre_divider (addr 0x10493144): 0x0000
pll_regs[3].pll_fback_post_divider (addr 0x10493146): 0x0000

io-controller tdm (addr 0x104A0000):


io-controller tdm (csm addr 0x104A0000):
tdmsw_enbl_7f_60 (addr 0x104B0000): 0x00000000
tdmsw_enbl_5f_40 (addr 0x104B0004): 0x00000000
tdmsw_enbl_3f_20 (addr 0x104B0008): 0x00000000
tdmsw_enbl_1f_00 (addr 0x104B000C): 0xC0000000
tdmsw_rate_7f_70 (addr 0x104B0010): 0x00000000
tdmsw_rate_6f_60 (addr 0x104B0014): 0x00000000
tdmsw_rate_5f_50 (addr 0x104B0018): 0x00000000
tdmsw_rate_4f_40 (addr 0x104B001C): 0x00000000
tdmsw_rate_3f_30 (addr 0x104B0020): 0x00000000
tdmsw_rate_2f_20 (addr 0x104B0024): 0x00000000
tdmsw_rate_1f_10 (addr 0x104B0028): 0x55555555
tdmsw_rate_0f_00 (addr 0x104B002C): 0x55555555
tdmsw_lpbk_7f_60 (addr 0x104B0030): 0x00000000
tdmsw_lpbk_5f_40 (addr 0x104B0034): 0x00000000
tdmsw_lpbk_3f_20 (addr 0x104B0038): 0x00000000
tdmsw_lpbk_1f_00 (addr 0x104B003C): 0x00000000
tdmsw_ctl (addr 0x104B0040): 0x00000000
tdmsw_csm_err_adrs (addr 0x104B0044): 0x00000000
tdm_mgmt_event (addr 0x104B0050): 0x00000002
tdm_mgmt_enbl (addr 0x104B0054): 0x00000000
tdm_err_event (addr 0x104B0058): 0x00000000
tdm_err_enbl (addr 0x104B005C): 0x00000100
vmcr[0] (addr 0x104B0060): 0x00000000
vmcr[1] (addr 0x104B0064): 0x00000000
vmcr[2] (addr 0x104B0068): 0x00000000
vmcr[3] (addr 0x104B006C): 0x00000000
sm_tdm_cr (addr 0x104B0070): 0x00000000
pvdm_tdm_cr (addr 0x104B0074): 0x00000006
ntr_cr0 (addr 0x104B0078): 0x00000000
ntr_cr0_aux (addr 0x104B007C): 0x00000000
ntr_cr1 (addr 0x104B0080): 0x00000000
ntr_cr1_aux (addr 0x104B0084): 0x00000000
tpllr_cr (addr 0x104B0088): 0x00000000
ds0_dump_beg_adrs (addr 0x104B0090): 0x00000000
ds0_dump_end_adrs (addr 0x104B0094): 0x00000000
ds0_dump_ctl (addr 0x104B0098): 0x00000000
tdm_sync_ctrl_int (addr 0x104B00A0): 0x00000010
tdm_sync_status_int (addr 0x104B00A4): 0x0002D200

io-controller i2c (addr 0x10510000):


reg + adjust (addr 0x10510000):
i2c_control (addr 0x10510000): 0x00010000
i2c_scratch (addr 0x10510004): 0xFACEDEAD
i2c_status (addr 0x10510008): 0x00000041
i2c_status_mask (addr 0x1051000C): 0x00000000
i2c_slave_addr (addr 0x10510010): 0x00000000
i2c_slave_sub_addr (addr 0x10510014): 0x00000000
i2c_bitbang_driver (addr 0x10510018): 0x0000000F
i2c_data_fifo_rw_ptr (addr 0x10511804): 0x00000000
i2c_dma_start_addr (addr 0x10510020): 0x00000000
i2c_dma_transfer_size (addr 0x10510024): 0x00000000
i2c_dma_next_addr (addr 0x10510028): 0x00000000
i2c_dma_remain_trans_size (addr 0x1051002C): 0x00000000
data_fifo_addr (addr 0x10511800): 0xF3605806
io-controller i2c (addr 0x10510000):
reg + adjust (addr 0x10520000):
i2c_control (addr 0x10520000): 0x00010000
i2c_scratch (addr 0x10520004): 0xFACEDEAD
i2c_status (addr 0x10520008): 0x00000041
i2c_status_mask (addr 0x1052000C): 0x00000000
i2c_slave_addr (addr 0x10520010): 0x00000000
i2c_slave_sub_addr (addr 0x10520014): 0x00000000
i2c_bitbang_driver (addr 0x10520018): 0x0000000F
i2c_data_fifo_rw_ptr (addr 0x10521804): 0x00000000
i2c_dma_start_addr (addr 0x10520020): 0x00000000
i2c_dma_transfer_size (addr 0x10520024): 0x00000000
i2c_dma_next_addr (addr 0x10520028): 0x00000000
i2c_dma_remain_trans_size (addr 0x1052002C): 0x00000000
data_fifo_addr (addr 0x10521800): 0x66D570F0
io-controller i2c (addr 0x10510000):
reg + adjust (addr 0x10530000):
i2c_control (addr 0x10530000): 0x00010000
i2c_scratch (addr 0x10530004): 0xFACEDEAD
i2c_status (addr 0x10530008): 0x00000041
i2c_status_mask (addr 0x1053000C): 0x00000000
i2c_slave_addr (addr 0x10530010): 0x00000000
i2c_slave_sub_addr (addr 0x10530014): 0x00000000
i2c_bitbang_driver (addr 0x10530018): 0x0000000F
i2c_data_fifo_rw_ptr (addr 0x10531804): 0x00000000
i2c_dma_start_addr (addr 0x10530020): 0x00000000
i2c_dma_transfer_size (addr 0x10530024): 0x00000000
i2c_dma_next_addr (addr 0x10530028): 0x00000000
i2c_dma_remain_trans_size (addr 0x1053002C): 0x00000000
data_fifo_addr (addr 0x10531800): 0x02461D43

POWER CONSTANT AND MAX_POWER DETAILS


=====================================
Motherboard power constant = 8B
Motherboard maximum power = 23.1 W
ETHSW_SM POE power consumption = 0.0 W
RI01CSC-71885725#dir nvram:
Directory of nvram:/

252 -rw- 2506 <no date> startup-config


253 ---- 5 <no date> private-config
254 -rw- 2506 <no date> underlying-config
1 -rw- 2945 <no date> cwmp_inventory
4 ---- 74 <no date> persistent-data
5 -rw- 17 <no date> ecfm_ieee_mib
6 -rw- 559 <no date> IOS-Self-Sig#1.cer
7 -rw- 0 <no date> ifIndex-table
8 ---- 0 <no date> rf_cold_starts

262136 bytes total (251381 bytes free)


RI01CSC-71885725# dir all
Directory of archive:/

No files in directory

No space information available


Directory of system:/

2 -r-- 0 <no date> default-running-config


4 dr-x 0 <no date> memory
1 -rw- 2506 <no date> running-config
3 dr-x 0 <no date> vfiles

No space information available


Directory of tmpsys:/

6 drw- 0 <no date> eem_lib_system


5 drw- 0 <no date> eem_lib_user
18 -rw- 0 <no date> eem_pnt_0
20 -rw- 0 <no date> eem_pnt_1
38 -rw- 0 <no date> eem_pnt_10
40 -rw- 0 <no date> eem_pnt_11
42 -rw- 0 <no date> eem_pnt_12
44 -rw- 0 <no date> eem_pnt_13
46 -rw- 0 <no date> eem_pnt_14
48 -rw- 0 <no date> eem_pnt_15
22 -rw- 0 <no date> eem_pnt_2
24 -rw- 0 <no date> eem_pnt_3
26 -rw- 0 <no date> eem_pnt_4
28 -rw- 0 <no date> eem_pnt_5
30 -rw- 0 <no date> eem_pnt_6
32 -rw- 0 <no date> eem_pnt_7
34 -rw- 0 <no date> eem_pnt_8
36 -rw- 0 <no date> eem_pnt_9
4 drw- 0 <no date> eem_policy
8 drw- 0 <no date> eem_pub
17 -rw- 0 <no date> eem_rpc_0
19 -rw- 0 <no date> eem_rpc_1
37 -rw- 0 <no date> eem_rpc_10
39 -rw- 0 <no date> eem_rpc_11
41 -rw- 0 <no date> eem_rpc_12
43 -rw- 0 <no date> eem_rpc_13
45 -rw- 0 <no date> eem_rpc_14
47 -rw- 0 <no date> eem_rpc_15
21 -rw- 0 <no date> eem_rpc_2
23 -rw- 0 <no date> eem_rpc_3
25 -rw- 0 <no date> eem_rpc_4
27 -rw- 0 <no date> eem_rpc_5
29 -rw- 0 <no date> eem_rpc_6
31 -rw- 0 <no date> eem_rpc_7
33 -rw- 0 <no date> eem_rpc_8
35 -rw- 0 <no date> eem_rpc_9
7 drw- 0 <no date> eem_temp
1 dr-x 0 <no date> lib
9 drw- 0 <no date> macro_scripts

No space information available


Directory of nvram:/

252 -rw- 2506 <no date> startup-config


253 ---- 5 <no date> private-config
254 -rw- 2506 <no date> underlying-config
1 -rw- 2945 <no date> cwmp_inventory
4 ---- 74 <no date> persistent-data
5 -rw- 17 <no date> ecfm_ieee_mib
6 -rw- 559 <no date> IOS-Self-Sig#1.cer
7 -rw- 0 <no date> ifIndex-table
8 ---- 0 <no date> rf_cold_starts

262136 bytes total (251381 bytes free)


Directory of usbflash0:/

1 -rw- 57682092 May 16 2022 19:44:10 +00:00 c1900-universalk9-mz.SPA.152-


1.T2.bin

255537152 bytes total (197853184 bytes free)


RI01CSC-71885725#sh inv
NAME: "CISCO1921/K9 chassis", DESCR: "CISCO1921/K9 chassis"
PID: CISCO1921/K9 , VID: V05 , SN: FTX1821821D

RI01CSC-71885725#sh license all


License Store: Primary License Storage
StoreIndex: 0 Feature: ipbasek9 Version: 1.0
License Type: Permanent
License State: Active, In Use
License Count: Non-Counted
License Priority: Medium
License Store: Built-In License Storage
StoreIndex: 0 Feature: securityk9 Version: 1.0
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
Evaluation total period: 8 weeks 4 days
Evaluation period left: 8 weeks 4 days
Period used: 0 minute 0 second
License Count: Non-Counted
License Priority: None
StoreIndex: 1 Feature: datak9 Version: 1.0
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
Evaluation total period: 8 weeks 4 days
Evaluation period left: 8 weeks 4 days
Period used: 0 minute 0 second
License Count: Non-Counted
License Priority: None
StoreIndex: 2 Feature: SSL_VPN Version: 1.0
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
Evaluation total period: 8 weeks 4 days
Evaluation period left: 8 weeks 4 days
Period used: 0 minute 0 second
License Count: 0/0 (In-use/Violation)
License Priority: None
StoreIndex: 3 Feature: ios-ips-update Version: 1.0
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
Evaluation total period: 8 weeks 4 days
Evaluation period left: 8 weeks 4 days
Period used: 0 minute 0 second
License Count: Non-Counted
License Priority: None
StoreIndex: 4 Feature: WAAS_Express Version: 1.0
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
Evaluation total period: 8 weeks 4 days
Evaluation period left: 8 weeks 4 days
Period used: 0 minute 0 second
License Count: Non-Counted
License Priority: None

RI01CSC-71885725#sh license
Index 1 Feature: ipbasek9
Period left: Life time
License Type: Permanent
License State: Active, In Use
License Count: Non-Counted
License Priority: Medium
Index 2 Feature: securityk9
Period left: Not Activated
Period Used: 0 minute 0 second
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
License Count: Non-Counted
License Priority: None
Index 3 Feature: datak9
Period left: Not Activated
Period Used: 0 minute 0 second
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
License Count: Non-Counted
License Priority: None
Index 4 Feature: SSL_VPN
Period left: Not Activated
Period Used: 0 minute 0 second
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
License Count: 0/0 (In-use/Violation)
License Priority: None
Index 5 Feature: ios-ips-update
Period left: Not Activated
Period Used: 0 minute 0 second
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
License Count: Non-Counted
License Priority: None
Index 6 Feature: hseck9
Index 7 Feature: WAAS_Express
Period left: Not Activated
Period Used: 0 minute 0 second
License Type: EvalRightToUse
License State: Not in Use, EULA not accepted
License Count: Non-Counted
License Priority: None

RI01CSC-71885725#wr
Building configuration...
[OK]
RI01CSC-71885725#
RI01CSC-71885725# terminal leng 28
RI01CSC-71885725#

You might also like