You are on page 1of 103

5 4 3 2 1

EA40-CX
UMA/Muxless Schematics Document
D

Ivy Bridge D

Intel PCH

C C

DY :None Installed ANNIE: ONLY FOR ANNIE solution.


PSL: KBC795 PSL circuit for 10mW solution installed.
DIS:DIS installed 10mW: External circuit for 10mW solution installed.
DIS_Muxless :BOTH DIS or Muxless installed 65W: for 65W adaptor installed.
DIS_PX:BOTH DIS or PX installed 90W: for 90W adaptor installed.
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
B PX_Muxless:BOTH PX or Muxless installed. B

UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 1 of 103
5 4 3 2 1
5 4 3 2 1

CHARGER
EA40_CX Block Diagram INPUTS
BQ24727
OUTPUTS
40

DCBATOUT BT+

VRAM
(Optimus/UMA/co-lay) SYSTEM DC/DC
RT8223MGQW 41
1GByte Project code : 91.4LC01.001 INPUTS OUTPUTS
D 88,89,90,91 D
PCB P/N : 12280 5V_AUX_S5
3D3V_AUX_S5
DCBATOUT 5V_S5
DDR3 Revision : -3 3D3V_S5

900MHz Intel CPU


CPU DC/DC
17W/GT2 DDRIII 1333/1600 Channel A Slot 0 ISL95833HRTZ 42~43
DDR3L/ 1.35V 14 INPUTS OUTPUTS
PCIe x 8(Gen2_5Gb/s)
Ivy Bridge DCBATOUT VCC_CORE
Nvidia N14P-GV2 (Muxless)
Sandy Bridge
SYSTEM DC/DC
8 lane/64bit/29x29mm DDRIII 1333/1600 Channel A Slot 1 ISL95833HRTZ 44
DDR3L/ 1.35V 15 INPUTS OUTPUTS
DCBATOUT VCC_GFXCORE
83.84,85,86,87 4,5,6,7,8,9,10,11,12,13

SYSTEM DC/DC
SY8208D 45
FDIx4x2 INPUTS OUTPUTS
C
(UMA only) PCIE x 1+ USB x 1 Mini-Card and BT DCBATOUT 1D05V_VTT C
DMIx4 802.11a/b/g 65
eDP SYSTEM DC/DC
EDP RT8207L 46
49
SD/MMC INPUTS OUTPUTS
Intel PCIE x 1 LAN 1D35V_S3
HDMI 74 DCBATOUT 0D675V_S0
HDMI 51 PCH:HM70/77 RTL8411AAR DDR_VREF_S3
26
Panther Point MDI RJ45
LDO
31 RT9025-25ZSP 47
59
4 USB 3.0 / 14 USB 2.0/1.1 ports INPUTS OUTPUTS
ETHERNET (10/100/1000Mb) 3D3V_S0 1D8V_S0
Right Side: USB DB USB2.0 x 2 3D3V_S0 1D5V_S0
82 High Definition Audio
USB x 2
SATA ports (6) LDO
RGB CRT G978 48
PCIE ports (8)
Left Side: (USB2.0 + USB3.0) 50 INPUTS OUTPUTS
62 LPC I/F
USB x 1 1D05_VTT 0D85V_S0
B ACPI 1.1 B
VGA
CAMERA USB2.0 x 2 ISL62882CHRTZ 92
49
INPUTS OUTPUTS
17,18,19,20,21,22,23,24,25,26 DCBATOUT VGA_CORE

Touch Sensor49 SY8208D/TPS22966D 93


INPUTS OUTPUTS
HDA DCBATOUT 1D5V_VGA_S0
SPI

SATA HDD 56 (SATA3_6Gb/s)


LPC Bus

3D3V_S0 3D3V_VGA_S0
1D05V_VTT 1D05V_VGA_S0

Internal Analog MIC Azalia Flash ROM LPC debug port ODD 56
CODEC 8MB 60 71 PCB LAYER
COMBO L1:Top L4:Signal
ALC3225 Wistron Confidential document, Anyone can not
KBC Duplicate, Modify, Forward or any other purpose
L2:VCC L5:GND
SMBus application without get Wistron permission L3:Signal L6:Bottom
29
A
NPCE885 UMA C A

27
Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
SPEAKER Title
Touch Int. Thermal Block Diagram
Fan 28 Size Document Number Rev
PAD 69 KB69 NCT 7718W
28 A3
25 EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 2 of 103
5 4 3 2 1
A B C D E
PCH Strapping Huron River Schematic Checklist Rev.0_7 Processor Strapping Huron River Schematic Checklist Rev.0_7
Name Schematics Notes Pin Name Strap Description Configuration (Default value for each bit is Default
SPKR Reboot option at power-up 1 unless specified otherwise) Value
Default Mode: Internal weak Pull-down.
No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ CFG[2] PCI-Express Static 1: Normal Operation.
- 10-kΩ weak pull-up resistor. Lane Numbers Reversed 15 -> 0, 14 -> 1, ... 1
Lane Reversal 0:
INIT3_3V# Weak internal pull-up. Leave as "No Connect".
Disabled - No Physical Display Port attached to
GNT3#/GPIO55 GNT[3:0]# functionality is not available on Mobile. CFG[4] 1: Embedded DisplayPort.
4 GNT2#/GPIO53 Mobile: Used as GPIO only
Enabled - An external Display Port device is
0 4
GNT1#/GPIO51 Pull-up resistors are not required on these signals. 0: connectd to the EMBEDDED display Port
If pull-ups are used, they should be tied to the Vcc3_3power rail.
CFG[6:5] PCI-Express 11 : x16 - Device 1 functions 1 and 2 disabled
Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Port Bifurcation 10 : x8, x8 - Device 1 function 1 enabled ;
SPI_MOSI function 2 disabled
Straps 11
Disable Danbury:Left floating, no pull-down required. 01 : Reserved - (Device 1 function 1 disabled ;
function 2 enabled)
00 : x8, x4, x4 - Device 1 functions 1 and 2
Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm enabled
weak pull-up resistor [CRB has it pulled up
NV_ALE with 1-kohm no-stuff resistor] CFG[7] PEG DEFER TRAINING 1: PEG Train immediately following xxRESETB de assertion
1
0: PEG Wait for BIOS for training
Disable Danbury:Leave floating (internal pull-down)

NC_CLE DMI termination voltage. Weak internal pull-up. Do not pull low.
Low (0) - Flash Descriptor Security will be overridden. Also,
when this signals is sampled on the rising edge of PWROK
then it will also disable Intel ME and its features. Voltage Rails
HAD_DOCK_EN# High (1) - Security measure defined in the Flash Descriptor will be enabled. POWER PLANE VOLTAGE DESCRIPTION
Platform design should provide appropriate pull-up or pull-down depending on ACTIVE IN
/GPIO[33]
3 the desired settings. If a jumper option is used to tie this signal to GND as 5V_S0
3D3V_S0
5V
3.3V 3
required by the functional strap, the signal should be pulled low through a weak 1D8V_S0 1.8V
pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. 1D5V_S0 1.5V
1D05V_VTT 1.05V
Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal 0D85V_S0 0.95 - 0.85V
pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for 0D75V_S0 0.75V
strapping functions. VCC_CORE 0.35V to 1.5V
VCC_GFXCORE 0.4 to 1.25V S0
1D8V_VGA_S0 1.8V
3D3V_VGA_S0 3.3V CPU Core Rail
HDA_SDO Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. 1V_VGA_S0 1V Graphics Core Rail

HDA_SYNC Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no 5V_USBX_S3 5V
GPIO15 1D5V_S3 1.5V S3
confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher DDR_VREF_S3 0.75V
suite with confidentiality
Note : This is an un-muxed signal.
BT+ 6V-14.1V AC Brick Mode only
This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. DCBATOUT 6V-14.1V
Sampled at rising edge of RSMRST#. 5V_S5 5V All S states
CRB has a 1-kohm pull-up on this signal to +3.3VA rail. 5V_AUX_S5 5V
3D3V_S5 3.3V
3D3V_AUX_S5 3.3V
GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down
GPIO8 using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of 3D3V_LAN_S5 3.3V WOL_EN Legacy WOL
RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is
enabled.
2 Default = Do not connect (floating) 3D3V_AUX_KBC 3.3V DSW, Sx ON for supporting Deep Sleep states 2
High(1) = Enables the internal VccVRM to have a clean supply for
GPIO27 analog rails. No need to use on-board filter circuit.
Low (0) = Disables the VccVRM. Need to use on-board filter Powered by Li Coin Cell in G3
circuits for analog rails. 3D3V_AUX_S5 3.3V G3, Sx and +V3ALW in Sx

USB Table
Pair Device
SMBus ADDRESSES
PCIE Routing 0 Touch Panel / 3G SIM
1 USB Ext. port 1 (HS) I 2 C / SMBus Addresses
HURON RIVER ORB
2 Fingerprint Device Ref Des Address Hex Bus
LANE1 Mini Card2(WWAN)
3 BLUETOOTH
EC SMBus 1 BAT_SCL/BAT_SDA
LANE2 Mini Card1(WLAN) SATA Table 4 Mini Card2 (WWAN) Battery BAT_SCL/BAT_SDA
CHARGER BAT_SCL/BAT_SDA
5 CARD READER Wistron Confidential document, Anyone can not
LANE3 Card Reader SATA EC SMBus 2 Duplicate, Modify, Forward or any other purpose
6 X SML1_CLK/SML1_DATA
PCH SML1_CLK/SML1_DATA application without get Wistron permission
LANE4 Onboard LAN Pair Device eDP
7 X SML1_CLK/SML1_DATA
1 UMA C
1
0 HDD1 8 USB Ext. port 4 / E-SATA /USB CHARGER
LANE5 USB3.0
1 N/A 9 USB Ext. port 2 PCH SMBus
PCH_SMBDATA/PCH_SMBCLK
Wistron Corporation
SO-DIMMA (SPD) 21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
LANE6 Intel GBE LAN 2 N/A 10 EDP CAMERA SO-DIMMB (SPD) PCH_SMBDATA/PCH_SMBCLK Taipei Hsien 221, Taiwan, R.O.C.
Digital Pot PCH_SMBDATA/PCH_SMBCLK
G-Sensor PCH_SMBDATA/PCH_SMBCLK Title
LANE7 Dock 3 N/A 11 Mini Card1 (WLAN) MINI PCH_SMBDATA/PCH_SMBCLK
4 ODD 12 CAMERA PCH_SMBDATA/PCH_SMBCLK Table of Content
Size Document Number Rev
LANE8 New Card 5 ESATA 13 New Card A3
-3
EA40_CX
Thursday, June 06, 2013
Date: Sheet 3 of 103
5 4 3 2 1
SSID = CPU

1D05V_VTT
CPU1A 1 OF 9
G3 PEG_IRCOMP_R R401 1 2
PEG_ICOMPI 24D9R2F-L-GP
19 DMI_TXN[3:0] PEG_ICOMPO G1
DMI_TXN0 M2 G4
DMI_RX#0 PEG_RCOMPO
D DMI_TXN1
DMI_TXN2
P6
P1
DMI_RX#1 D
DMI_RX#2 PEG_RXN[0..7] 83
DMI_TXN3 P10 H22 PEG_RXN7
DMI_RX#3 PEG_RX#0 PEG_RXN6
19 DMI_TXP[3:0] PEG_RX#1 J21
DMI_TXP0 N3 B22 PEG_RXN5
DMI_TXP1 DMI_RX0 PEG_RX#2 PEG_RXN4
P7 DMI_RX1 PEG_RX#3 D21

DMI
DMI_TXP2 P3 A19 PEG_RXN3
DMI_TXP3 DMI_RX2 PEG_RX#4 PEG_RXN2
P11 DMI_RX3 PEG_RX#5 D17
B14 PEG_RXN1
19 DMI_RXN[3:0] DMI_RXN0 PEG_RX#6 PEG_RXN0
K1 DMI_TX#0 PEG_RX#7 D13
DMI_RXN1 M8 A11
DMI_RXN2 DMI_TX#1 PEG_RX#8
N4 DMI_TX#2 PEG_RX#9 B10
DMI_RXN3 R2 G8
DMI_TX#3 PEG_RX#10
19 DMI_RXP[3:0] PEG_RX#11 A8
DMI_RXP0 K3 B6
DMI_RXP1 DMI_TX0 PEG_RX#12
M7 DMI_TX1 PEG_RX#13 H8
DMI_RXP2 P4 E5
DMI_RXP3 DMI_TX2 PEG_RX#14
T3 DMI_TX3 PEG_RX#15 K7 PEG_RXP[0..7] 83
K22 PEG_RXP7
PEG_RX0 PEG_RXP6
PEG_RX1 K19
C21 PEG_RXP5
19 FDI_TXN[7:0] FDI_TXN0 PEG_RX2 PEG_RXP4
U7 FDI0_TX#0 PEG_RX3 D19
FDI_TXN1 W11 C19 PEG_RXP3
FDI_TXN2 FDI0_TX#1 PEG_RX4 PEG_RXP2
W1 FDI0_TX#2 PEG_RX5 D16
FDI_TXN3 AA6 C13 PEG_RXP1
FDI_TXN4 FDI0_TX#3 PEG_RX6 PEG_RXP0
W6 FDI1_TX#0 PEG_RX7 D12
FDI_TXN5 V4 C11
FDI_TXN6 FDI1_TX#1 PEG_RX8

PCI EXPRESS -- GRAPHICS


Y2 FDI1_TX#2 PEG_RX9 C9
C FDI_TXN7 AC9 FDI1_TX#3 PEG_RX10 F8 C

Intel(R) FDI
PEG_RX11 C8
19 FDI_TXP[7:0] PEG_RX12 C5
FDI_TXP0 U6 H6
FDI_TXP1 FDI0_TX0 PEG_RX13
W10 FDI0_TX1 PEG_RX14 F6
FDI_TXP2 W3 K6
FDI_TXP3 FDI0_TX2 PEG_RX15 PEG_TXN[0..7] 83
AA7 FDI0_TX3
FDI_TXP4 W7 G22 PEG_C_TXN7 C409 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN7
FDI_TXP5 FDI1_TX0 PEG_TX#0 PEG_C_TXN6 C410
T4 FDI1_TX1 PEG_TX#1 C23 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN6
FDI_TXP6 AA3 D23 PEG_C_TXN5 C411 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN5
FDI_TXP7 FDI1_TX2 PEG_TX#2 PEG_C_TXN4 C412
AC8 FDI1_TX3 PEG_TX#3 F21 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN4
H19 PEG_C_TXN3 C413 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN3
PEG_TX#4 PEG_C_TXN2 C414
19 FDI_FSYNC0 AA11 FDI0_FSYNC PEG_TX#5 C17 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN2
AC12 K15 PEG_C_TXN1 C415 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN1
19 FDI_FSYNC1 FDI1_FSYNC PEG_TX#6
F17 PEG_C_TXN0 C416 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXN0
PEG_TX#7
19 FDI_INT U11 FDI_INT PEG_TX#8 F14
PEG_TX#9 A15
19 FDI_LSYNC0 AA10 FDI0_LSYNC PEG_TX#10 J14
19 FDI_LSYNC1 AG8 FDI1_LSYNC PEG_TX#11 H13
PEG_TX#12 M10
PEG_TX#13 F10
PEG_TX#14 D9
PEG_TX#15 J4 PEG_TXP[0..7] 83
DP_HPD# 1D05V_VTT 1 R402 2 24D9R2F-L-GP DP_COMP AF3 EDP_COMPIO PEG_C_TXP7 C425
AD2 EDP_ICOMPO PEG_TX0 F22 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP7
AG11 A23 PEG_C_TXP6 C426 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP6
49 DP_HPD# EDP_HPD# PEG_TX1
D24 PEG_C_TXP5 C427 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP5
PEG_TX2
1

E21 PEG_C_TXP4 C428 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP4


R403 PEG_TX3 PEG_C_TXP3 C429
49 DP_AUXN_CPU AG4 EDP_AUX# PEG_TX4 G19 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP3
100KR2J-4-GP AF4 B18 PEG_C_TXP2 C430 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP2
B DY
49 DP_AUXP_CPU EDP_AUX
eDP
PEG_TX5
PEG_TX6 K17 PEG_C_TXP1 C431 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP1 B
G17 PEG_C_TXP0 C432 1 2Muxless SCD22U10V2KX-L1-GP PEG_TXP0
2

PEG_TX7
49 DP_TXN0_CPU AC3 EDP_TX#0 PEG_TX8 E14
49 DP_TXN1_CPU AC4 EDP_TX#1 PEG_TX9 C15
AE11 EDP_TX#2 PEG_TX10 K13
AE7 EDP_TX#3 PEG_TX11 G13
PEG_TX12 K10
49 DP_TXP0_CPU AC1 EDP_TX0 PEG_TX13 G10
49 DP_TXP1_CPU AA4 EDP_TX1 PEG_TX14 D8
AE10 EDP_TX2 PEG_TX15 K4
AE6 EDP_TX3

IVY-BRIDGE-GP-NF

71.00IVY.A0U

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C
A A
Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCIE/DMI/FDI)
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 4 of 103
5 4 3 2 1
SSID = CPU CPU1B 2 OF 9

BCLK J3 CLK_EXP_P 20
BCLK# H2 CLK_EXP_N 20

MISC

CLOCKS
22 H_SNB_IVB# F49 PROC_SELECT#
DPLL_REF_CLK AG3 CLK_DP_P 20
D C57
DPLL_REF_CLK# AG1 CLK_DP_N 20 D
1D05V_VTT PROC_DETECT#

1 2 H_PROCHOT#
1

R501 C502 C49


62R2J-GP SC47P50V2JN-3GP CATERR#

THERMAL
2

1 R502 2
A48 AT30 4K99R2F-L-GP
22,27 H_PECI PECI SM_DRAMRST# SM_DRAMRST# 37

R513 BF44 SM_RCOMP_0 R506 1 2 140R2F-GP


SM_RCOMP0

DDR3
MISC
27,40,42 H_PROCHOT# 1 2 H_PROCHOT#_R C45 PROCHOT# SM_RCOMP1 BE43 SM_RCOMP_1 R507 1 2 25D5R2F-GP
56R2J-L1-GP BG43 SM_RCOMP_2 R508 1 2 200R2F-L-GP
SM_RCOMP2
Signal Routing Guideline:
22,36 H_THERMTRIP# D45 THERMTRIP# SM_RCOMP keep routing length less than 500 mils.
C C
PRDY# N53
PREQ# N55

TCK L56
TMS L55

PWR MANAGEMENT
J58 XDP_TRST# 1D05V_VTT
TRST#

JTAG & BPM


C48 M60 RN501
19 H_PM_SYNC PM_SYNC TDI
L59 XDP_TDO SRN51J-GP
R503 2 TDO XDP_TDO
1 2 3
10KR2J-L-GP XDP_TRST# 1 4
22,36,97 H_CPUPW RGD B46 UNCOREPWRGOOD
K58 XDP_DBRESET#
DBR#

37 VDDPW RGOOD BE45 SM_DRAMPWROK BPM#0 G58


BPM#1 E55
BPM#2 E59
G55
B BPM#3
BPM#4 G59 B
BUF_CPU_RST# D44 H60
RESET# BPM#5
BPM#6 J59
BPM#7 J61

3D3V_S0
RN503 Wistron Confidential document, Anyone can not
SRN1K5J-1-GP IVY-BRIDGE-GP-NF Duplicate, Modify, Forward or any other purpose
XDP_DBRESET# 1 8
2 7
application without get Wistron permission
3 6 71.00IVY.A0U
UMA C
18,27,31,36,65,71,77,83,97 PLT_RST# 4 5 BUF_CPU_RST#

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
A Taipei Hsien 221, Taiwan, R.O.C.
A
Title
CPU (THERMAL/CLOCK/PM )
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 5 of 103

5 4 3 2 1
5 4 3 2 1

SSID = CPU

CPU1C 3 OF 9
CPU1D 4 OF 9

14 M_A_DQ[63:0]
M_A_DQ0 AG6 SA_DQ0 15 M_B_DQ[63:0]
D M_A_DQ1 AJ6 AU36 M_B_DQ0 AL4 D
M_A_DQ2 SA_DQ1 SA_CK0 M_A_DIM0_CLK_DDR0 14 M_B_DQ1 SB_DQ0
AP11 SA_DQ2 SA_CK#0 AV36 M_A_DIM0_CLK_DDR#0 14 AL1 SB_DQ1 SB_CK0 BA34 M_B_DIM0_CLK_DDR0 15
M_A_DQ3 AL6 AY26 M_B_DQ2 AN3 AY34
M_A_DQ4 SA_DQ3 SA_CKE0 M_A_DIM0_CKE0 14 M_B_DQ3 SB_DQ2 SB_CK#0 M_B_DIM0_CLK_DDR#0 15
AJ10 SA_DQ4 AR4 SB_DQ3 SB_CKE0 AR22 M_B_DIM0_CKE0 15
M_A_DQ5 AJ8 M_B_DQ4 AK4
M_A_DQ6 SA_DQ5 M_B_DQ5 SB_DQ4
AL8 SA_DQ6 AK3 SB_DQ5
M_A_DQ7 AL7 M_B_DQ6 AN4
M_A_DQ8 SA_DQ7 M_B_DQ7 SB_DQ6
AR11 SA_DQ8 AR1 SB_DQ7
M_A_DQ9 AP6 AT40 M_B_DQ8 AU4
M_A_DQ10 SA_DQ9 SA_CK1 M_A_DIM0_CLK_DDR1 14 M_B_DQ9 SB_DQ8
AU6 SA_DQ10 SA_CK#1 AU40 M_A_DIM0_CLK_DDR#1 14 AT2 SB_DQ9 SB_CK1 BA36 M_B_DIM0_CLK_DDR1 15
M_A_DQ11 AV9 BB26 M_B_DQ10 AV4 BB36
M_A_DQ12 SA_DQ11 SA_CKE1 M_A_DIM0_CKE1 14 M_B_DQ11 SB_DQ10 SB_CK#1 M_B_DIM0_CLK_DDR#1 15
AR6 SA_DQ12 BA4 SB_DQ11 SB_CKE1 BF27 M_B_DIM0_CKE1 15
M_A_DQ13 AP8 M_B_DQ12 AU3
M_A_DQ14 SA_DQ13 M_B_DQ13 SB_DQ12
AT13 SA_DQ14 AR3 SB_DQ13
M_A_DQ15 AU13 M_B_DQ14 AY2
M_A_DQ16 SA_DQ15 M_B_DQ15 SB_DQ14
BC7 SA_DQ16 BA3 SB_DQ15
M_A_DQ17 BB7 BB40 M_B_DQ16 BE9
M_A_DQ18 SA_DQ17 SA_CS#0 M_A_DIM0_CS#0 14 M_B_DQ17 SB_DQ16
BA13 SA_DQ18 SA_CS#1 BC41 M_A_DIM0_CS#1 14 BD9 SB_DQ17 SB_CS#0 BE41 M_B_DIM0_CS#0 15
M_A_DQ19 BB11 M_B_DQ18 BD13 BE47
M_A_DQ20 SA_DQ19 M_B_DQ19 SB_DQ18 SB_CS#1 M_B_DIM0_CS#1 15
BA7 SA_DQ20 BF12 SB_DQ19
M_A_DQ21 BA9 M_B_DQ20 BF8
M_A_DQ22 SA_DQ21 M_B_DQ21 SB_DQ20
BB9 SA_DQ22 BD10 SB_DQ21
M_A_DQ23 AY13 M_B_DQ22 BD14
M_A_DQ24 SA_DQ23 M_B_DQ23 SB_DQ22
AV14 SA_DQ24 SA_ODT0 AY40 M_A_DIM0_ODT0 14 BE13 SB_DQ23
M_A_DQ25 AR14 BA41 M_B_DQ24 BF16 AT43
M_A_DQ26 SA_DQ25 SA_ODT1 M_A_DIM0_ODT1 14 M_B_DQ25 SB_DQ24 SB_ODT0 M_B_DIM0_ODT0 15
AY17 SA_DQ26 BE17 SB_DQ25 SB_ODT1 BG47 M_B_DIM0_ODT1 15
M_A_DQ27 AR19 M_B_DQ26 BE18
M_A_DQ28 SA_DQ27 M_B_DQ27 SB_DQ26
BA14 SA_DQ28 BE21 SB_DQ27
M_A_DQ29 AU14 M_B_DQ28 BE14
C M_A_DQ30 SA_DQ29 M_B_DQ29 SB_DQ28 C
BB14 SA_DQ30 M_A_DQS#[7:0] 14 BG14 SB_DQ29
M_A_DQ31 BB17 AL11 M_A_DQS#0 M_B_DQ30 BG18 M_B_DQS#[7:0] 15
M_A_DQ32 SA_DQ31 SA_DQS#0 M_A_DQS#1 M_B_DQ31 SB_DQ30 M_B_DQS#0
BA45 SA_DQ32 SA_DQS#1 AR8 BF19 SB_DQ31 SB_DQS#0 AL3
M_A_DQ33 AR43 AV11 M_A_DQS#2 M_B_DQ32 BD50 AV3 M_B_DQS#1
M_A_DQ34 SA_DQ33 SA_DQS#2 M_A_DQS#3 M_B_DQ33 SB_DQ32 SB_DQS#1 M_B_DQS#2
AW48 SA_DQ34 SA_DQS#3 AT17 BF48 SB_DQ33 SB_DQS#2 BG11
M_A_DQ35 BC48 AV45 M_A_DQS#4 M_B_DQ34 BD53 BD17 M_B_DQS#3
M_A_DQ36 SA_DQ35 SA_DQS#4 M_A_DQS#5 M_B_DQ35 SB_DQ34 SB_DQS#3 M_B_DQS#4
BC45 SA_DQ36 SA_DQS#5 AY51 BF52 SB_DQ35 SB_DQS#4 BG51
M_A_DQ37 AR45 AT55 M_A_DQS#6 M_B_DQ36 BD49 BA59 M_B_DQS#5
SA_DQ37 SA_DQS#6 SB_DQ36 SB_DQS#5
DDR SYSTEM MEMORY A

M_A_DQ38 AT48 AK55 M_A_DQS#7 M_B_DQ37 BE49 AT60 M_B_DQS#6


SA_DQ38 SA_DQS#7 SB_DQ37 SB_DQS#6

DDR SYSTEM MEMORY B


M_A_DQ39 AY48 M_B_DQ38 BD54 AK59 M_B_DQS#7
M_A_DQ40 SA_DQ39 M_B_DQ39 SB_DQ38 SB_DQS#7
BA49 SA_DQ40 BE53 SB_DQ39
M_A_DQ41 AV49 M_B_DQ40 BF56
M_A_DQ42 SA_DQ41 M_B_DQ41 SB_DQ40
BB51 SA_DQ42 BE57 SB_DQ41
M_A_DQ43 AY53 M_B_DQ42 BC59
M_A_DQ44 SA_DQ43 M_B_DQ43 SB_DQ42
BB49 SA_DQ44 M_A_DQS[7:0] 14 AY60 SB_DQ43
M_A_DQ45 AU49 AJ11 M_A_DQS0 M_B_DQ44 BE54
M_A_DQ46 SA_DQ45 SA_DQS0 M_A_DQS1 M_B_DQ45 SB_DQ44
BA53 SA_DQ46 SA_DQS1 AR10 BG54 SB_DQ45 M_B_DQS[7:0] 15
M_A_DQ47 BB55 AY11 M_A_DQS2 M_B_DQ46 BA58 AM2 M_B_DQS0
M_A_DQ48 SA_DQ47 SA_DQS2 M_A_DQS3 M_B_DQ47 SB_DQ46 SB_DQS0 M_B_DQS1
BA55 SA_DQ48 SA_DQS3 AU17 AW59 SB_DQ47 SB_DQS1 AV1
M_A_DQ49 AV56 AW45 M_A_DQS4 M_B_DQ48 AW58 BE11 M_B_DQS2
M_A_DQ50 SA_DQ49 SA_DQS4 M_A_DQS5 M_B_DQ49 SB_DQ48 SB_DQS2 M_B_DQS3
AP50 SA_DQ50 SA_DQS5 AV51 AU58 SB_DQ49 SB_DQS3 BD18
M_A_DQ51 AP53 AT56 M_A_DQS6 M_B_DQ50 AN61 BE51 M_B_DQS4
M_A_DQ52 SA_DQ51 SA_DQS6 M_A_DQS7 M_B_DQ51 SB_DQ50 SB_DQS4 M_B_DQS5
AV54 SA_DQ52 SA_DQS7 AK54 AN59 SB_DQ51 SB_DQS5 BA61
M_A_DQ53 AT54 M_B_DQ52 AU59 AR59 M_B_DQS6
M_A_DQ54 SA_DQ53 M_B_DQ53 SB_DQ52 SB_DQS6 M_B_DQS7
AP56 SA_DQ54 AU61 SB_DQ53 SB_DQS7 AK61
M_A_DQ55 AP52 M_B_DQ54 AN58
M_A_DQ56 SA_DQ55 M_B_DQ55 SB_DQ54
AN57 SA_DQ56 AR58 SB_DQ55
M_A_DQ57 AN53 M_B_DQ56 AK58
M_A_DQ58 SA_DQ57 M_B_DQ57 SB_DQ56
AG56 SA_DQ58 AL58 SB_DQ57
B M_A_DQ59 M_B_DQ58 B
AG53 SA_DQ59 AG58 SB_DQ58
M_A_DQ60 AN55 M_B_DQ59 AG59
M_A_DQ61 SA_DQ60 M_A_A0 M_A_A[15:0] 14 M_B_DQ60 SB_DQ59
AN52 SA_DQ61 SA_MA0 BG35 AM60 SB_DQ60 M_B_A[15:0] 15
M_A_DQ62 AG55 BB34 M_A_A1 M_B_DQ61 AL59 BF32 M_B_A0
M_A_DQ63 SA_DQ62 SA_MA1 M_A_A2 M_B_DQ62 SB_DQ61 SB_MA0 M_B_A1
AK56 SA_DQ63 SA_MA2 BE35 AF61 SB_DQ62 SB_MA1 BE33
BD35 M_A_A3 M_B_DQ63 AH60 BD33 M_B_A2
SA_MA3 M_A_A4 SB_DQ63 SB_MA2 M_B_A3
SA_MA4 AT34 SB_MA3 AU30
AU34 M_A_A5 BD30 M_B_A4
SA_MA5 M_A_A6 SB_MA4 M_B_A5
SA_MA6 BB32 SB_MA5 AV30
BD37 AT32 M_A_A7 BG30 M_B_A6
14 M_A_BS0 SA_BS0 SA_MA7 M_A_A8 SB_MA6 M_B_A7
14 M_A_BS1 BF36 SA_BS1 SA_MA8 AY32 15 M_B_BS0 BG39 SB_BS0 SB_MA7 BD29
BA28 AV32 M_A_A9 BD42 BE30 M_B_A8
14 M_A_BS2 SA_BS2 SA_MA9 M_A_A10 15 M_B_BS1 SB_BS1 SB_MA8 M_B_A9
SA_MA10 BE37 15 M_B_BS2 AT22 SB_BS2 SB_MA9 BE28
BA30 M_A_A11 BD43 M_B_A10
SA_MA11 M_A_A12 SB_MA10 M_B_A11
SA_MA12 BC30 SB_MA11 AT28
BE39 AW41 M_A_A13 AV28 M_B_A12
14 M_A_CAS# SA_CAS# SA_MA13 M_A_A14 SB_MA12 M_B_A13
14 M_A_RAS# BD39 SA_RAS# SA_MA14 AY28 15 M_B_CAS# AV43 SB_CAS# SB_MA13 BD46
AT41 AU26 M_A_A15 BF40 AT26 M_B_A14
14 M_A_W E# SA_WE# SA_MA15 15 M_B_RAS# SB_RAS# SB_MA14 M_B_A15
15 M_B_W E# BD45 SB_WE# SB_MA15 AU22

IVY-BRIDGE-GP-NF
IVY-BRIDGE-GP-NF
Wistron Confidential document, Anyone can not
71.00IVY.A0U
71.00IVY.A0U Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDR)
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 6 of 103
5 4 3 2 1
5 4 3 2 1

SSID = CPU CPU1E 5 OF 9

PEG Static Lane Reversal TPAD14-OP-GP TP701 1 CFG0_TP B50 N59


TPAD14-OP-GP TP702 CFG1_TP CFG0 BCLK_ITP
1 C51 CFG1 BCLK_ITP# N58
1: Normal Operation; Lane # CFG2 B54 CFG2
CFG2 definition matches socket pin map definition TPAD14-OP-GP TP703 1 CFG3_TP D53
CFG4 CFG3
A51 CFG4 RSVD30 N42
0:Lane Reversed CFG5 C53 CFG5 RSVD31 L42
CFG6 C55 L45
CFG7 CFG6 RSVD32
D H49 CFG7 RSVD33 L47 D
A55 CFG8
CFG2 H51 CFG9
K49 CFG10 RSVD34 M13
1 K53 CFG11 RSVD35 M14
R702 F53 U14
1KR2J-L2-GP CFG12 RSVD36
G53 CFG13 RSVD37 W14
Muxless L51 CFG14 RSVD38 P13
F51
2

CFG15
D52 CFG16
L53 CFG17 RSVD39 AT49
RSVD40 K24

H43

RESERVED
VCC_VAL_SENSE
K43 VSS_VAL_SENSE RSVD41 AH2
RSVD42 AG13
Enabl EDP function RSVD43 AM14
H45 VAXG_VAL_SENSE RSVD44 AM15
1:Disable K45 VSSAXG_VAL_SENSE
CFG4
0:Enable RSVD45 N50
F48 VCC_DIE_SENSE
G48 RSVD47
H48 RSVD6
K48 RSVD7
DC_TEST_A4 A4
DC_TEST_C4 C4
CFG4 BA19 D3
C RSVD8 DC_TEST_D3 C
AV19 RSVD9 DC_TEST_D1 D1
1

AT21 RSVD10 DC_TEST_A58 A58


BB21 RSVD11 DC_TEST_A59 A59
R703 BB19 C59
1KR2J-L2-GP RSVD12 DC_TEST_C59
AY21 RSVD13 DC_TEST_A61 A61
EDP BA22 C61
2

RSVD14 DC_TEST_C61
AY22 RSVD15 DC_TEST_D61 D61
AU19 RSVD16 DC_TEST_BD61 BD61
AU21 RSVD17 DC_TEST_BE61 BE61
BD21 RSVD18 DC_TEST_BE59 BE59
BD22 RSVD19 DC_TEST_BG61 BG61
BD25 RSVD20 DC_TEST_BG59 BG59
BD26 RSVD21 DC_TEST_BG58 BG58
BG22 RSVD22 DC_TEST_BG4 BG4
BE22 RSVD23 DC_TEST_BG3 BG3
PCIE Port Bifurcation Straps BG26 RSVD24 DC_TEST_BE3 BE3
BE26 RSVD25 DC_TEST_BG1 BG1
BF23 RSVD26 DC_TEST_BE1 BE1
CFG[6:5] 11: x16 - Device 1 functions 1 and 2 disabled BE24 RSVD27 DC_TEST_BD1 BD1

10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled


01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
IVY-BRIDGE-GP-NF

71.00IVY.A0U

B CFG5 CFG6 B
1

R704 R705
1KR2J-L2-GP 1KR2J-L2-GP
Muxless DY
2

PEG DEFER TRAINING

1: PEG Train immediately following xxRESETB de assertion


CFG7
0: PEG Wait for BIOS for training

CFG7

Wistron Confidential document, Anyone can not


1

Duplicate, Modify, Forward or any other purpose


R706
1KR2J-L2-GP application without get Wistron permission
A DY UMA C A
2

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 7 of 103
5 4 3 2 1
5 4 3 2 1

SSID = CPU
CPU1F POWER 6 OF 9
Iccmax:8.5A
ICC_TDC:8.5A 1D05V_VTT
ULV:17W
VCC_CORE AF46
VCC_CORE Iccmax:33A VCCIO1
VCCIO3 AG48

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

C838
SC10U6D3V5KX-L-1-GP

C839
SC10U6D3V5KX-L-1-GP

C840
SC10U6D3V5KX-L-1-GP

C829
SC10U6D3V5KX-L-1-GP

C830
SC10U6D3V5KX-L-1-GP

C843
SC10U6D3V5KX-L-1-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP
AG50
ICC_TDC:25A VCCIO4

1
C805

C810

C844

C845
D D
A26 VCC1 VCCIO5 AG51
A29 VCC2 VCCIO6 AJ17
A31 AJ21 DY DY DY

2
VCC3 VCCIO7
A34 VCC4 VCCIO8 AJ25 DY DY DY DY
C801
SC2D2U6D3V2KX-GP

C802
SC2D2U6D3V2KX-GP

C803
SC2D2U6D3V2KX-GP

C804
SC2D2U6D3V2KX-GP

C808
SC2D2U6D3V2KX-GP

C811
SC2D2U6D3V2KX-GP
A35 VCC5 VCCIO9 AJ43
1

1
A38 VCC6 VCCIO10 AJ47
A39 VCC7 VCCIO11 AK50
A42 AK51
2

2
VCC8 VCCIO12
DY DY C26 VCC9 VCCIO13 AL14
C27 VCC10 VCCIO14 AL15
C32 VCC11 VCCIO15 AL16
C34 VCC12 VCCIO16 AL20
C37 VCC13 VCCIO17 AL22 SA_20111022-1
C39 VCC14 VCCIO18 AL26
C42 VCC15 VCCIO19 AL45
D27 VCC16 VCCIO20 AL48
D32 VCC17 VCCIO21 AM16
D34 VCC18 VCCIO22 AM17
D37 VCC19 VCCIO23 AM21
C815
SC2D2U6D3V2KX-GP

C816
SC2D2U6D3V2KX-GP

C817
SC2D2U6D3V2KX-GP

C818
SC2D2U6D3V2KX-GP

C819
SC2D2U6D3V2KX-GP

C820
SC2D2U6D3V2KX-GP
D39 AM43

PEG IO AND DDR IO


VCC20 VCCIO24
1

1
D42 VCC21 VCCIO25 AM47
E26 VCC22 VCCIO26 AN20
E28 AN42
2

2 VCC23 VCCIO27
DY DY DY DY DY E32 VCC24 VCCIO28 AN45
E34 VCC25 VCCIO29 AN48
E37 VCC26
E38 VCC27

CORE SUPPLY
F25 VCC28
F26 VCC29
F28 VCC30
F32 1D05V_VTT
VCC31
F34 VCC32
F37 VCC33 VCCIO30 AA14
F38 VCC34 VCCIO31 AA15
C C
C825
SC10U6D3V5KX-L-1-GP

C826
SC10U6D3V5KX-L-1-GP

C827
SC10U6D3V5KX-L-1-GP

C828
SC10U6D3V5KX-L-1-GP

C831
SC10U6D3V5KX-L-1-GP

F42 VCC35 VCCIO32 AB17


1

1
C806
SC1U6D3V2KX-L-1-GP

C807
SC1U6D3V2KX-L-1-GP

C809
SC1U6D3V2KX-L-1-GP

C812
SC1U6D3V2KX-L-1-GP

C813
SC1U6D3V2KX-L-1-GP

C814
SC1U6D3V2KX-L-1-GP

C821
SC1U6D3V2KX-L-1-GP

C822
SC1U6D3V2KX-L-1-GP

C823
SC1U6D3V2KX-L-1-GP

C824
SC1U6D3V2KX-L-1-GP
G42 VCC36 VCCIO33 AB20
H25 VCC37 VCCIO34 AC13
H26 AD16
2

2
VCC38 VCCIO35
H28 VCC39 VCCIO36 AD18 DY DY DY DY
DY DY DY H29 VCC40 VCCIO37 AD21
H32 VCC41 VCCIO38 AE14
H34 VCC42 VCCIO39 AE15
H35 VCC43 VCCIO40 AF16
H37 VCC44 VCCIO41 AF18
H38 VCC45 VCCIO42 AF20
H40 VCC46 VCCIO43 AG15
J25 VCC47 VCCIO44 AG16
J26 VCC48 VCCIO45 AG17
J28 VCC49 VCCIO46 AG20
C835
SC10U6D3V5KX-L-1-GP

C832
SC10U6D3V5KX-L-1-GP

C833
SC10U6D3V5KX-L-1-GP

C834
SC10U6D3V5KX-L-1-GP

C836
SC10U6D3V5KX-L-1-GP

J29 VCC50 VCCIO47 AG21


1

J32 VCC51 VCCIO48 AJ14


J34 VCC52 VCCIO49 AJ15
J35
2

VCC53
J37 VCC54
DY J38 VCC55
J40 VCC56
J42 VCC57
K26 VCC58 VCCIO50 W16
K27 VCC59 VCCIO51 W17
K29 VCC60
K32 VCC61
K34 VCC62
K35 VCC63 SA_20111024-3
K37 VCC64
K39 VCC66
K42 BC22 H_VCCP_SEL_L 1 TP801 TPAD14-OP-GP
VCC67 VCCIO_SEL
L25 VCC68
B
L28 VCC69 B
L33 VCC70
L36 VCC71
L40 1D05V_VTT
VCC72
N26 VCC73 +V1.05S_VCCPQE 1 R808 1D05V_VTT 1D05V_VTT
QUIET
N30 RAILS AM25 2
VCC74 VCCPQE1 0R0402-PAD
N34 VCC75 VCCPQE2 AN22

1
N38 C853
VCC76 SC1U6D3V2KX-L-1-GP

1
2
R804 R805
130R2F-1-GP 75R3J-L-GP

R803

2
A44 H_CPU_SVIDALRT# 1 43R2J-GP2
VIDALERT# VR_SVID_ALERT# 42
B43 H_CPU_SVIDCLK
VIDSCLK H_CPU_SVIDCLK 42 Place near processor
SVID

C44 H_CPU_SVIDDAT
VIDSOUT H_CPU_SVIDDAT 42
VCC_CORE

1
R801
100R2F-L1-GP-U

2
F43
SENSE LINES

VCC_SENSE VCCSENSE 43
VSS_SENSE G43 Place near processor
VSSSENSE 43

1
DY 1D05V_VTT
R806 R802
10R2F-L-GP 100R2F-L1-GP-U
VCCIO_SENSE AN16 VCCIO_SENSE 1 2 Wistron Confidential document, Anyone can not
AN17 VSSIO_SENSE Duplicate, Modify, Forward or any other purpose

2
VSS_SENSE_VCCIO
A application without get Wistron permission A
2

UMA C
R807
10R2F-L-GP
IVY-BRIDGE-GP-NF
DY Wistron Corporation
1

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


71.00IVY.A0U Taipei Hsien 221, Taiwan, R.O.C.
SA_20111023-1
Title

CPU (VCC_CORE)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 8 of 103
5 4 3 2 1
5 4 3 2 1

SSID = CPU
Routing Guideline:

VCC_GFXCORE Iccmax:18A(GT1)
CPU1G POWER 7 OF 9
Power from DDR_VREF_S3 and +V_SM_VREF_CNT
should have 10 mils trace width.
ICC_TDC:12A(GT1)
SM_VREF AY43 +V_SM_VREF_CNT 37
AA46

VREF
VAXG1
AB47 VAXG2
AB50 BE7 M_VREF_DQ_DIMM0_C M_VREF_DQ_DIMM0_C 37
VAXG3 SA_DIMM_VREFDQ

C902
SC10U6D3V5KX-L-1-GP

C903
SC10U6D3V5KX-L-1-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP
M_VREF_DQ_DIMM1_C
1 AB51 VAXG4 SB_DIMM_VREFDQ BG7 M_VREF_DQ_DIMM1_C 37 BE7 and BG7 is NC ball in HR

1
C904

C905

C908

C919

C920

C921
D AB52 VAXG5 D

3
4
AB53 VAXG6
DY AB55
2

2
VAXG7 RN902
DY DY DY DY DY AB56 VAXG8
AB58 SRN1KJ-7-GP
VAXG9
AB59 VAXG10 DY
AC61

2
1
VAXG11
AD47 VAXG12
AD48 VAXG13
AD50 VAXG14
AD51 AJ28 1D35V_S0
VAXG15 VDDQ1 Iccmax:5A

- 1.5V RAILS
AD52 VAXG16 VDDQ2 AJ33
AD53 VAXG17 VDDQ3 AJ36
AD55 VAXG18 VDDQ4 AJ40
1

1
C907
SC1U6D3V2KX-L-1-GP

C909
SC1U6D3V2KX-L-1-GP

C914
SC1U6D3V2KX-L-1-GP

C916
SC1U6D3V2KX-L-1-GP

C910
SC10U6D3V5KX-L-1-GP

SC10U6D3V3MX-L-GP

C912
SC10U6D3V5KX-L-1-GP

C913
SC10U6D3V5KX-L-1-GP

C924
SC1U6D3V2KX-L-1-GP

C925
SC1U6D3V2KX-L-1-GP

C918
SC1U6D3V2KX-L-1-GP

C917
SC1U6D3V2KX-L-1-GP

C926
SC1U6D3V2KX-L-1-GP
AD56 VAXG19 VDDQ5 AL30

1
C911
AD58 VAXG20 VDDQ6 AL34
AD59 AL38
2

VAXG21 VDDQ7
DY DY AE46 AL42 DY DY

2
VAXG22 VDDQ8
N45 VAXG23 VDDQ9 AM33 DY DY
P47 VAXG24 VDDQ10 AM36
P48 VAXG25 VDDQ11 AM40
P50 VAXG26 VDDQ12 AN30
P51 VAXG27 VDDQ13 AN34
P52 VAXG28 VDDQ14 AN38
P53 AR26

DDR3
VAXG29 VDDQ15
P55 AR28

GRAPHICS
VAXG30 VDDQ16
P56 VAXG31 VDDQ17 AR30
P61 VAXG32 VDDQ18 AR32
T48 VAXG33 VDDQ19 AR34
T58 VAXG34 VDDQ20 AR36
T59 VAXG35 VDDQ21 AR40
T61 VAXG36 VDDQ22 AV41
U46 VAXG37 VDDQ23 AW26
V47 VAXG38 VDDQ24 BA40
V48 VAXG39 VDDQ25 BB28
C V50 VAXG40 VDDQ26 BG33 C
V51 VAXG41
V52 VAXG42
V53 VAXG43
V55 VAXG44
V56 VAXG45
V58 VAXG46
V59 VAXG47
W50 VAXG48
W51 VAXG49
W52 VAXG50
W53 VAXG51
W55 VAXG52
VCC_GFXCORE W56 VAXG53
W61 VAXG54 PROCESSOR DDR 1.5V QUIET RAIL (BGA only)
Y48 VAXG55
Y61 VAXG56 +V1.5S_VCCD_Q should be short to +V1.5S_VCCDDQ on board
1

R906
100R2F-L1-GP-U
R906,R907 close to CPU 1D35V_S0
2

QUIET RAILS
VCC_AXG_SENSE AM28 +1.5S_VCCD_Q 1 R909 2
SENSE
LINES
VSS_AXG_SENSE VCCDQ1 0R0402-PAD
44 VCC_AXG_SENSE F45 VAXG_SENSE VCCDQ2 AN26
44 VSS_AXG_SENSE G45 VSSAXG_SENSE
1

1 2
R907
100R2F-L1-GP-U C923
1D8V_S0 SC1U6D3V2KX-L-1-GP

ICC_MAX:1.2A
1.8V RAIL
2

BB3 VCCPLL1
BC1 VCCPLL2
BC4 VCCPLL3
1

C922
B SC1U10V2KX-1GP B
0D85V_S0
2

VDDQ_SENSE BC43 TP_VDDQ_SENSE 1 TP901 TPAD14-OP-GP


VSS_SENSE_VDDQ BA43 TP_VDDQ_VSS 1 TP902 TPAD14-OP-GP
SENSE LINES

1
L17 VCCSA1
L21 R902
0D85V_S0 VCCSA2
N16 VCCSA3 100R2F-L1-GP-U
N20 R902 need be close to pin U10.
ICC_MAX:6A N22
VCCSA4
SA RAIL

2
VCCSA5 1D05V_VTT 1D05V_VTT
P17 VCCSA6
C915 P20 U10 VCCSA_SENSE
VCCSA7 VCCSA_SENSE
SC10U6D3V5KX-L-1-GP

R16 VCCSA8
1

R18 VCCSA9

2
R21 VCCSA10
U15 R908 R912
VCCSA VID
2

VCCSA11 10KR2J-L-GP 10KR2J-L-GP


V16 VCCSA12
V17 D48 VCCSA_VID0 DY DY
VCCSA13 VCCSA_VID0
lines

V18 D49 VCCSA_VID1

1
VCCSA14 VCCSA_VID1 VCCSA_VID0
V21 VCCSA15 VCCSA_VID0 48
W20 VCCSA_VID1 VCCSA_VID1 48
VCCSA16

2
R913 R914
10KR2J-L-GP 10KR2J-L-GP
IVY-BRIDGE-GP-NF

1
71.00IVY.A0U

Wistron Confidential document, Anyone can not


A Duplicate, Modify, Forward or any other purpose A

application without get Wistron permission


UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC_GFXCORE)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 9 of 103
5 4 3 2 1
5 4 3 2 1

SSID = CPU CPU1H 8 OF 9

CPU1I 9 OF 9

A13 VSS1 VSS91 AM38


A17 VSS2 VSS92 AM4
A21 VSS3 VSS93 AM42 BG17 VSS181 VSS250 M4
A25 VSS4 VSS94 AM45 BG21 VSS182 VSS251 M58
A28 VSS5 VSS95 AM48 BG24 VSS183 VSS252 M6
A33 VSS6 VSS96 AM58 BG28 VSS184 VSS253 N1
D A37 VSS7 VSS97 AN1 BG37 VSS185 VSS254 N17 D
A40 VSS8 VSS98 AN21 BG41 VSS186 VSS255 N21
A45 VSS9 VSS99 AN25 BG45 VSS187 VSS256 N25
A49 VSS10 VSS100 AN28 BG49 VSS188 VSS257 N28
A53 VSS11 VSS101 AN33 BG53 VSS189 VSS258 N33
A9 VSS12 VSS102 AN36 BG9 VSS190 VSS259 N36
AA1 VSS13 VSS103 AN40 C29 VSS191 VSS260 N40
AA13 VSS14 VSS104 AN43 C35 VSS192 VSS261 N43
AA50 VSS15 VSS105 AN47 C40 VSS193 VSS262 N47
AA51 VSS16 VSS106 AN50 D10 VSS194 VSS263 N48
AA52 VSS17 VSS107 AN54 D14 VSS195 VSS264 N51
AA53 VSS18 VSS108 AP10 D18 VSS196 VSS265 N52
AA55 VSS19 VSS109 AP51 D22 VSS197 VSS266 N56
AA56 VSS20 VSS110 AP55 D26 VSS198 VSS267 N61
AA8 VSS21 VSS111 AP7 D29 VSS199 VSS268 P14
AB16 VSS22 VSS112 AR13 D35 VSS200 VSS269 P16
AB18 VSS23 VSS113 AR17 D4 VSS201 VSS270 P18
AB21 VSS24 VSS114 AR21 D40 VSS202 VSS271 P21
AB48 AR41 D43 P58
AB61
AC10
VSS25
VSS26
VSS27
VSS115
VSS116
VSS117
AR48
AR61
D46
D50
VSS203
VSS204
VSS205
VSS VSS272
VSS273
VSS274
P59
P9
AC14 VSS28 VSS118 AR7 D54 VSS206 VSS275 R17
AC46 VSS29 VSS119 AT14 D58 VSS207 VSS276 R20
AC6 VSS30 VSS120 AT19 D6 VSS208 VSS277 R4
AD17 VSS31 VSS121 AT36 E25 VSS209 VSS278 R46
AD20 VSS32 VSS122 AT4 E29 VSS210 VSS279 T1
AD4 AT45 E3 T47
AD61
AE13
VSS33
VSS34
VSS35
VSS VSS123
VSS124
VSS125
AT52
AT58
E35
E40
VSS211
VSS212
VSS213
VSS280
VSS281
VSS282
T50
T51
C AE8 AU1 F13 T52 C
VSS36 VSS126 VSS214 VSS283
AF1 VSS37 VSS127 AU11 F15 VSS215 VSS284 T53
AF17 VSS38 VSS128 AU28 F19 VSS216 VSS285 T55
AF21 VSS39 VSS129 AU32 F29 VSS217 VSS286 T56
AF47 VSS40 VSS130 AU51 F35 VSS218 VSS287 U13
AF48 VSS41 VSS131 AU7 F40 VSS219 VSS288 U8
AF50 VSS42 VSS132 AV17 F55 VSS220 VSS289 V20
AF51 VSS43 VSS133 AV21 G51 VSS221 VSS290 V61
AF52 VSS44 VSS134 AV22 G6 VSS222 VSS291 W13
AF53 VSS45 VSS135 AV34 G61 VSS223 VSS292 W15
AF55 VSS46 VSS136 AV40 H10 VSS224 VSS293 W18
AF56 VSS47 VSS137 AV48 H14 VSS225 VSS294 W21
AF58 VSS48 VSS138 AV55 H17 VSS226 VSS295 W46
AF59 VSS49 VSS139 AW13 H21 VSS227 VSS296 W8
AG10 VSS50 VSS140 AW43 H4 VSS228 VSS297 Y4
AG14 VSS51 VSS141 AW61 H53 VSS229 VSS298 Y47
AG18 VSS52 VSS142 AW7 H58 VSS230 VSS299 Y58
AG47 VSS53 VSS143 AY14 J1 VSS231 VSS300 Y59
AG52 VSS54 VSS144 AY19 J49 VSS232
AG61 VSS55 VSS145 AY30 J55 VSS233
AG7 VSS56 VSS146 AY36 K11 VSS234
AH4 VSS57 VSS147 AY4 K21 VSS235
AH58 VSS58 VSS148 AY41 K51 VSS236

NCTF TEST PIN:


A5,A57,BC61,BG5
AJ13 AY45 K8 A5

BG57,C3,E1,E61
VSS59 VSS149 VSS237 VSS_NCTF_1#A5
AJ16 VSS60 VSS150 AY49 L16 VSS238 VSS_NCTF_2#A57 A57
AJ20 VSS61 VSS151 AY55 L20 VSS239 VSS_NCTF_3#BC61 BC61
AJ22 VSS62 VSS152 AY58 L22 VSS240 VSS_NCTF_8#BG5 BG5
AJ26 VSS63 VSS153 AY9 L26 VSS241 VSS_NCTF_9#BG57 BG57
AJ30 VSS64 VSS154 BA1 L30 VSS242 VSS_NCTF_10#C3 C3
B B
AJ34 VSS65 VSS155 BA11 L34 VSS243 VSS_NCTF_13#E1 E1
AJ38 VSS66 VSS156 BA17 L38 VSS244 VSS_NCTF_14#E61 E61

NCTF
AJ42 VSS67 VSS157 BA21 L43 VSS245
AJ45 VSS68 VSS158 BA26 L48 VSS246
AJ48 VSS69 VSS159 BA32 L61 VSS247 VSS_NCTF_4 BD3
AJ7 VSS70 VSS160 BA48 M11 VSS248 VSS_NCTF_5 BD59
AK1 VSS71 VSS161 BA51 M15 VSS249 VSS_NCTF_6 BE4
AK52 VSS72 VSS162 BB53 VSS_NCTF_7 BE58
AL10 VSS73 VSS163 BC13 VSS_NCTF_11 C58
AL13 VSS74 VSS164 BC5 VSS_NCTF_12 D59
AL17 VSS75 VSS165 BC57
AL21 VSS76 VSS166 BD12
AL25 VSS77 VSS167 BD16
AL28 BD19 IVY-BRIDGE-GP-NF
VSS78 VSS168
AL33 VSS79 VSS169 BD23
AL36 BD27
AL40
VSS80 VSS170
BD32 71.00IVY.A0U
VSS81 VSS171
AL43 VSS82 VSS172 BD36
AL47 VSS83 VSS173 BD40
AL61 VSS84 VSS174 BD44
AM13 VSS85 VSS175 BD48
AM20 VSS86 VSS176 BD52
AM22 VSS87 VSS177 BD56
AM26 VSS88 VSS178 BD8
AM30 VSS89 VSS179 BE5 Wistron Confidential document, Anyone can not
AM34 VSS90 VSS180 BG13 Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

IVY-BRIDGE-GP-NF
Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
71.00IVY.A0U Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 10 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 11 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

(Blanking)

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 12 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

(Blanking)

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 13 of 103
5 4 3 2 1
5 4 3 2 1

SSID = MEMORY M_A_A0 98


A0 NP1
NP1
M_A_A1 97 NP2
M_A_A2 A1 NP2
M_A_A[15:0] 6 96
M_A_A3 A2
95 110 M_A_RAS# 6
M_A_A4 A3 RAS#
92 113 M_A_WE# 6
M_A_A5 A4 WE#
91 115 M_A_CAS# 6
M_A_A6 A5 CAS#
90
M_A_A7 A6
86 114 M_A_DIM0_CS#0 6
M_A_A8 A7 CS0#
89 121 M_A_DIM0_CS#1 6
M_A_A9 A8 CS1#
85
M_A_A10 A9
107 73 M_A_DIM0_CKE0 6
M_A_A11 A10/AP CKE0
84 74 M_A_DIM0_CKE1 6
M_A_A12 A11 CKE1
83
M_A_A13 A12
119 101 M_A_DIM0_CLK_DDR0 6
D M_A_A14 A13 CK0 D
80 103 M_A_DIM0_CLK_DDR#0 6
M_A_A15 A14 CK0#
78
A15
79 102 M_A_DIM0_CLK_DDR1 6
6 M_A_BS2 A16/BA2 CK1
104
6 M_A_BS0
109
BA0
CK1# M_A_DIM0_CLK_DDR#1 6
Thermal EVENT
108 11
6 M_A_BS1 BA1 DM0
6 M_A_DQ[63:0] 28
M_A_DQ0 DM1
5 46
M_A_DQ1 DQ0 DM2
7 63
M_A_DQ2 DQ1 DM3
15 136
M_A_DQ3 DQ2 DM4 3D3V_S0
17 153
M_A_DQ4 DQ3 DM5 R1403
4 DQ4 DM6 170
M_A_DQ5 6 187 TS#_DIMM0_1 1 2
M_A_DQ6 DQ5 DM7
16 DQ6
M_A_DQ7 18 200 10KR2J-L-GP
DQ7 SDA PCH_SMBDATA 15,20
M_A_DQ8 21 202
DQ8 SCL PCH_SMBCLK 15,20
M_A_DQ9 23
M_A_DQ10 DQ9 3D3V_S0
33 DQ10 EVENT# 198 TS#_DIMM0_1 15
M_A_DQ11 35
M_A_DQ12 DQ11
22 DQ12 VDDSPD 199
M_A_DQ13 24
M_A_DQ14 DQ13
34 DQ14 SA0 197

1
M_A_DQ15 36 201 C1401
M_A_DQ16 DQ15 SA1 SCD1U10V2KX-L1-GP
39 DQ16 Slot1
M_A_DQ17 41 77

2
M_A_DQ18 DQ17 NC#1
51 DQ18 NC#2 122
M_A_DQ19 53 125 1D35V_S3
M_A_DQ20 DQ19 NC#/TEST
40 DQ20
M_A_DQ21 42 75 -3 20130621-1
M_A_DQ22 DQ21 VDD1
50 DQ22 VDD2 76
M_A_DQ23 52 81
M_A_DQ24 DQ23 VDD3
57 DQ24 VDD4 82
M_A_DQ25 59 87 1D35V_S3
M_A_DQ26 DQ25 VDD5
67 DQ26 VDD6 88
C M_A_DQ27 C
69 DQ27 VDD7 93
M_A_DQ28 56 94
M_A_DQ29 DQ28 VDD8
58 DQ29 VDD9 99

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

C1416
SCD1U10V2KX-L1-GP

C1417
SCD1U10V2KX-L1-GP
M_A_DQ30 68 100
DQ30 VDD10

1
C1403

C1404

C1405

C1406

C1407
M_A_DQ31 70 105
M_A_DQ32 DQ31 VDD11
129 DQ32 VDD12 106
M_A_DQ33 131 111 Slot1 Slot1 DY Slot1 Slot1 Slot1 Slot1

2
M_A_DQ34 DQ33 VDD13
141 112
M_A_DQ35 DQ34 VDD14
143 117
M_A_DQ36 DQ35 VDD15
130 118
M_A_DQ37 DQ36 VDD16
132 123
M_A_DQ38 DQ37 VDD17
140 124
M_A_DQ39 DQ38 VDD18
142
M_A_DQ40 DQ39
147 2
M_A_DQ41 DQ40 VSS
149
DQ41 VSS
3 -3 20130621-1
M_A_DQ42 157 8
M_A_DQ43 DQ42 VSS 0D675V_S0
159 9
M_A_DQ44 DQ43 VSS
146 13
M_A_DQ45 DQ44 VSS
148 14
M_A_DQ46 DQ45 VSS
158 19
M_A_DQ47 DQ46 VSS
160 20
DQ47 VSS

C1419
SC1U6D3V2KX-L-1-GP

C1421
SC1U6D3V2KX-L-1-GP
M_A_DQ48 163 25
DQ48 VSS

1
M_A_DQ49 165 26
M_A_DQ50 DQ49 VSS
175 31
M_A_DQ51 DQ50 VSS
177 32

2
M_A_DQ52 DQ51 VSS
164
DQ52 VSS
37 Slot1 Slot1
M_A_DQ53 166 38
M_A_DQ54 DQ53 VSS
174 43
M_A_DQ55 DQ54 VSS
176 44
M_A_DQ56 DQ55 VSS
181 48
M_A_DQ57 DQ56 VSS
183 49
M_A_DQ58 DQ57 VSS
191 54
M_A_DQ59 DQ58 VSS
193 55
M_A_DQ60 DQ59 VSS
B
180
DQ60 VSS
60 -3 20130621-1 B
M_A_DQ61 182 61
M_A_DQ62 DQ61 VSS
192 65
M_A_DQ63 DQ62 VSS
194 66
DQ63 VSS
71
M_A_DQS#0 VSS
10 72
M_A_DQS#1 DQS0# VSS
27 127
M_A_DQS#2 DQS1# VSS DDR_VREF_S3 M_VREF_DQ_DIMM0
45 128
M_A_DQS#3 DQS2# VSS
62 133
M_A_DQS#4 DQS3# VSS
135 134
M_A_DQS#5 DQS4# VSS
152 138
M_A_DQS#6 DQS5# VSS
M_A_DQS#[7:0] 6 169 139 2 R1404 1 2 R1405 1
M_A_DQS#7 DQS6# VSS 0R3J-L1-GP 0R3J-L1-GP DDR_WR_VREF01_B4 37
186 144
DQS7# VSS
M_A_DQS[7:0] 6 VSS
145 DY Slot1-IVB
M_A_DQS0 12 150
DQS0 VSS
1

1
M_A_DQS1 29 151 Slot1 C1411 Slot1 C1413
M_A_DQS2 DQS1 VSS SCD1U10V2KX-L1-GP SCD1U10V2KX-L1-GP
47 155
M_A_DQS3 DQS2 VSS
64 156
2

2
M_A_DQS4 DQS3 VSS
137 161
M_A_DQS5 DQS4 VSS
154 162
M_A_DQS6 DQS5 VSS
171 167
M_A_DQS7 DQS6 VSS
188
DQS7 VSS
168 -3 20130621-1
172
VSS
116 173
6 M_A_DIM0_ODT0 ODT0 VSS
6 M_A_DIM0_ODT1
120
ODT1 VSS
178 Tracew should be at least 20 mils wide
179
VSS
DDR_VREF_S3 126 184
VREF_CA VSS
M_VREF_DQ_DIMM0 1 185
VREF_DQ VSS
189
VSS
30 190
15,37 DDR3_DRAMRST# RESET# VSS
195
VSS
196
VSS
0D675V_S0 203
VTT1 VSS
205 Wistron Confidential document, Anyone can not
204 VTT2 VSS 206 Duplicate, Modify, Forward or any other purpose
A application without get Wistron permission A

DM1 UMA C
DDR3-204P-122-GP-U1
62.10017.Z51
2nd = 62.10024.M31
Wistron Corporation
Slot1 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
3rd = 62.10017.X41
Title

-2 20130521-1
DDR3-SODIMM1
Size Document Number Rev
Custom
EA40_CX -1
Date: Friday, June 21, 2013 Sheet 14 of 103
5 4 3 2 1
5 4 3 2 1

SSID = MEMORY DM2

M_B_A0 98 NP1
M_B_A1 A0 NP1
97 NP2
M_B_A2 A1 NP2
M_B_A[15:0] 6 96
M_B_A3 A2
95 110 M_B_RAS# 6
M_B_A4 A3 RAS#
92 113 M_B_WE# 6
M_B_A5 A4 WE#
91 115 M_B_CAS# 6
M_B_A6 A5 CAS#
90
M_B_A7 A6
86 114 M_B_DIM0_CS#0 6
M_B_A8 A7 CS0#
89 121 M_B_DIM0_CS#1 6
M_B_A9 A8 CS1#
85
M_B_A10 A9
107 73 M_B_DIM0_CKE0 6
M_B_A11 A10/AP CKE0
84 74 M_B_DIM0_CKE1 6
M_B_A12 A11 CKE1
83
D M_B_A13 A12 D
119 101 M_B_DIM0_CLK_DDR0 6
M_B_A14 A13 CK0
80 103 M_B_DIM0_CLK_DDR#0 6
M_B_A15 A14 CK0#
78
A15
79 102 M_B_DIM0_CLK_DDR1 6
6 M_B_BS2 A16/BA2 CK1
104 M_B_DIM0_CLK_DDR#1 6
CK1#
109
6 M_B_BS0 BA0
108 11
6 M_B_BS1 BA1 DM0
6 M_B_DQ[63:0] 28
M_B_DQ0 DM1
5 46
M_B_DQ1 DQ0 DM2
7 63
M_B_DQ2 DQ1 DM3
15 136
M_B_DQ3 DQ2 DM4
17 DQ3 DM5 153
M_B_DQ4 4 170
M_B_DQ5 DQ4 DM6
6 DQ5 DM7 187
M_B_DQ6 16
M_B_DQ7 DQ6
18 DQ7 SDA 200 PCH_SMBDATA 14,20
M_B_DQ8 21 202
DQ8 SCL PCH_SMBCLK 14,20
M_B_DQ9 23
M_B_DQ10 DQ9 3D3V_S0
33 DQ10 EVENT# 198 TS#_DIMM0_1 14
M_B_DQ11 35
M_B_DQ12 DQ11
22 DQ12 VDDSPD 199
M_B_DQ13 24 DQ13

1
M_B_DQ14 34 197
M_B_DQ15 DQ14 SA0 SA1_DIM1
36 DQ15 SA1 201 2 R1501 1 C1501
M_B_DQ16 39 10KR2J-L-GP SCD1U10V2KX-L1-GP

2
M_B_DQ17 DQ16
41 DQ17 NC#1 77
M_B_DQ18 51 122
M_B_DQ19 DQ18 NC#2 1D35V_S3
53 DQ19 NC#/TEST 125
M_B_DQ20 40
M_B_DQ21 DQ20
42 DQ21 VDD1 75
M_B_DQ22 50 76
M_B_DQ23 DQ22 VDD2
52 DQ23 VDD3 81
M_B_DQ24 57 82
M_B_DQ25 DQ24 VDD4
59 DQ25 VDD5 87
C M_B_DQ26 67 88 1D35V_S3 C
M_B_DQ27 DQ26 VDD6
69 DQ27 VDD7 93
M_B_DQ28 56 94
M_B_DQ29 DQ28 VDD8
58 DQ29 VDD9 99

C1503
SC5D6P50V2CN-1GP

C1504
SC56P50V2JN-2GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

SC10U6D3V3MX-L-GP

C1513
SCD1U10V2KX-L1-GP

C1514
SCD1U10V2KX-L1-GP
M_B_DQ30 68 100
DQ30 VDD10

1
C1505

C1506

C1507

C1509
M_B_DQ31 70 105
M_B_DQ32 DQ31 VDD11
129 DQ32 VDD12 106
M_B_DQ33 131 111 DY

2
M_B_DQ34 DQ33 VDD13
141
DQ34 VDD14
112 DY
M_B_DQ35 143 117
M_B_DQ36 DQ35 VDD15
130 118
M_B_DQ37 DQ36 VDD16
132 123
M_B_DQ38 DQ37 VDD17
140 124
M_B_DQ39 DQ38 VDD18
142
M_B_DQ40 DQ39
147 2
M_B_DQ41 DQ40 VSS
149 3
M_B_DQ42 DQ41 VSS
157 8
M_B_DQ43 DQ42 VSS 0D675V_S0
159
DQ43 VSS
9 SA_20121004
M_B_DQ44 146 13
M_B_DQ45 DQ44 VSS
148 14
M_B_DQ46 DQ45 VSS
158 19
M_B_DQ47 DQ46 VSS
160 20
DQ47 VSS

C1519
SC1U6D3V2KX-L-1-GP

C1521
SC1U6D3V2KX-L-1-GP
M_B_DQ48 163 25
DQ48 VSS

1
M_B_DQ49 165 26
M_B_DQ50 DQ49 VSS
175 31
M_B_DQ51 DQ50 VSS
177 32

2
M_B_DQ52 DQ51 VSS
164 37
M_B_DQ53 DQ52 VSS
166 38
M_B_DQ54 DQ53 VSS
174 43
M_B_DQ55 DQ54 VSS
176 44
M_B_DQ56 DQ55 VSS
181 48
M_B_DQ57 DQ56 VSS
183 49
M_B_DQ58 DQ57 VSS
191 54
M_B_DQ59 DQ58 VSS
193 55
B
M_B_DQ60 DQ59 VSS B
180 60
M_B_DQ61 DQ60 VSS
182 61
M_B_DQ62 DQ61 VSS
192 65
M_B_DQ63 DQ62 VSS
194 66
DQ63 VSS
71
M_B_DQS#0 VSS
10 72
M_B_DQS#1 DQS0# VSS DDR_VREF_S3 M_VREF_DQ_DIMM1
27 127
M_B_DQS#2 DQS1# VSS
45 128
M_B_DQS#3 DQS2# VSS
62 133
M_B_DQS#4 DQS3# VSS
135 134 2 R1502 1 2 R1503 1
M_B_DQS#5 DQS4# VSS 0R3J-L1-GP 0R3J-L1-GP DDR_WR_VREF01_D1 37
152 138
M_B_DQS#6 DQS5# VSS
169
DQS6# VSS
139 SNB IVB
M_B_DQS#7 186 144
DQS7# VSS
1

1
145 C1515 C1517
M_B_DQS0 VSS SCD1U10V2KX-L1-GP SCD1U10V2KX-L1-GP
12 150
M_B_DQS1 DQS0 VSS
M_B_DQS#[7:0] 6 29 151
2

2
M_B_DQS2 DQS1 VSS
47 155
M_B_DQS3 DQS2 VSS
M_B_DQS[7:0] 6 64 156
M_B_DQS4 DQS3 VSS
137 161
M_B_DQS5 DQS4 VSS
154 162
M_B_DQS6 DQS5 VSS
171 167
M_B_DQS7 DQS6 VSS
188 168
DQS7 VSS
172
VSS
116 173
6 M_B_DIM0_ODT0 ODT0 VSS
120 178
6 M_B_DIM0_ODT1 ODT1 VSS
179
VSS
DDR_VREF_S3 126 184
VREF_CA VSS
M_VREF_DQ_DIMM1 1 185
VREF_DQ VSS
189
VSS
30 190
14,37 DDR3_DRAMRST# RESET# VSS
195
VSS
VSS
196 Wistron Confidential document, Anyone can not
0D675V_S0 203 VTT1 VSS 205 Duplicate, Modify, Forward or any other purpose
204 206
A VTT2 VSS application without get Wistron permission A

UMA C
DDR3-204P-123-GP
62.10017.Z61
2ND = 62.10024.G11
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
3rd = 62.10024.Q71 Title

4th = 62.10017.X31
DDR3-SODIMM2
Size Document Number Rev
Custom
EA40_CX -3
SA_201210118-1 Date: Thursday, June 06, 2013 Sheet 15 of 103
5 4 3 2 1
5 4 3 2 1

D D

C (Blanking) C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 16 of 103
5 4 3 2 1
5 4 3 2 1

D D

PCH1D 4 OF 10 3D3V_S0
27 L_BKLT_EN J47 L_BKLTEN SDVO_TVCLKINN AP43
49 LVDS_VDD_EN M45 L_VDD_EN SDVO_TVCLKINP AP45

49 L_BKLT_CTRL P45 L_BKLTCTL SDVO_STALLN AM42

4
3
RN1702 AM40
SRN100KJ-6-GP SDVO_STALLP RN1706
T40 L_DDC_CLK
1 4 L_BKLT_EN K47 AP39 SRN2K2J-5-GP
LVDS_VDD_EN L_DDC_DATA SDVO_INTN
2 3 SDVO_INTP AP40
T45 L_CTRL_CLK
P39

1
2
L_CTRL_DATA
AF37 LVD_IBG SDVO_CTRLCLK P38 PCH_HDMI_CLK 51
AF36 LVD_VBG SDVO_CTRLDATA M39 PCH_HDMI_DATA 51
AE48 LVD_VREFH
AE47 LVD_VREFL DDPB_AUXN AT49
DDPB_AUXP AT47
DDPB_HPD AT40 HDMI_PCH_DET 51
AK39 LVDSA_CLK#

LVDS
AK40 AV42 DDBP_DATA2# C1701 1 2 SCD1U10V2KX-L1-GP HDMI_DATA2_R# 51
LVDSA_CLK DDPB_0N DDBP_DATA2 C1702 SCD1U10V2KX-L1-GP
DDPB_0P AV40 1 2 HDMI_DATA2_R 51
AN48 AV45 DDBP_DATA1# C1703 1 2 SCD1U10V2KX-L1-GP HDMI_DATA1_R# 51
C LVDSA_DATA#0 DDPB_1N DDBP_DATA1 C1704 SCD1U10V2KX-L1-GP C
AM47 LVDSA_DATA#1 DDPB_1P AV46 1 2 HDMI_DATA1_R 51

Digital Display Interface


AK47 AU48 DDBP_DATA0# C1705 1 2 SCD1U10V2KX-L1-GP HDMI_DATA0_R# 51
LVDSA_DATA#2 DDPB_2N DDBP_DATA0 C1706 SCD1U10V2KX-L1-GP
AJ48 LVDSA_DATA#3 DDPB_2P AU47 1 2 HDMI_DATA0_R 51
AV47 DDBP_CLK# C1707 1 2 SCD1U10V2KX-L1-GP HDMI_CLK_R# 51
DDPB_3N DDBP_CLK C1708 SCD1U10V2KX-L1-GP
AN47 LVDSA_DATA0 DDPB_3P AV49 1 2 HDMI_CLK_R 51
AM49 LVDSA_DATA1
AK49 LVDSA_DATA2
AJ47 LVDSA_DATA3 DDPC_CTRLCLK P46
DDPC_CTRLDATA P42

AF40 LVDSB_CLK#
AF39 LVDSB_CLK DDPC_AUXN AP47
DDPC_AUXP AP49
AH45 LVDSB_DATA#0 DDPC_HPD AT38
AH47 LVDSB_DATA#1
AF49 LVDSB_DATA#2 DDPC_0N AY47
AF45 LVDSB_DATA#3 DDPC_0P AY49
DDPC_1N AY43
AH43 LVDSB_DATA0 DDPC_1P AY45
AH49 LVDSB_DATA1 DDPC_2N BA47
AF47 LVDSB_DATA2 DDPC_2P BA48
AF43 LVDSB_DATA3 DDPC_3N BB47
DDPC_3P BB49

CRT_BLUE 50 CRT_BLUE N48 M43


CRT_GREEN CRT_BLUE DDPD_CTRLCLK
50 CRT_GREEN P49 CRT_GREEN DDPD_CTRLDATA M36
CRT_RED 50 CRT_RED T49 CRT_RED
B B
DDPD_AUXN AT45

CRT
50 CRT_DDC_CLK T39 CRT_DDC_CLK DDPD_AUXP AT43
50 CRT_DDC_DATA M40 CRT_DDC_DATA DDPD_HPD BH41
5
6
7
8

DDPD_0N BB43
RN1705 50 CRT_HSYNC M47 BB45
SRN150F-1-GP CRT_HSYNC DDPD_0P
50 CRT_VSYNC M49 CRT_VSYNC DDPD_1N BF44
DDPD_1P BE44
DDPD_2N BF42
DAC_IREF_R T43 BE42
4
3
2
1

DAC_IREF DDPD_2P
T42 CRT_IRTN DDPD_3N BJ42
1

DDPD_3P BG42
R1702
1KR2D-1-GP PANTHER-GP-NF

71.PANTH.00U
2

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (LVDS/CRT/DDI)
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 17 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH
PCH1E 5 OF 10
AY7
RSVD1
RSVD2 AV7
BG26 TP1 RSVD3 AU3
BJ26 TP2 RSVD4 BG4
BH25 TP3
BJ16 TP4 RSVD5 AT10
RN1801 BG16 BC8
SRN8K2J-2-GP-U TP5 RSVD6
D AH38 TP6 D
TP_IN# 1 10 3D3V_S0 AH37 AU2
INT_PIRQF# INT_PIRQE# TP7 RSVD7
2 9 AK43 TP8 RSVD8 AT4
INT_PIRQB# 3 8 INT_PIRQA# AK45 AT3
INT_PIRQD# INT_PIRQC# TP9 RSVD9
4 7 C18 TP10 RSVD10 AT1
3D3V_S0 5 6 PCH_TOUCH_EN N30 AY3
TP11 RSVD11
H3 TP12 RSVD12 AT5
AH12 TP13 RSVD13 AV3
AM4 TP14 RSVD14 AV1
AM5 TP15 RSVD15 BB1
Y13 TP16 RSVD16 BA3
K24 TP17 RSVD17 BB5
L24 TP18 RSVD18 BB3
AB46 TP19 RSVD19 BB7
AB45 TP20 RSVD20 BE8

RSVD
RSVD21 BD4
RSVD22 BF6

B21 TP21 RSVD23 AV5


M20 TP22 RSVD24 AV10
AY16 TP23
BG46 TP24 RSVD25 AT8

RSVD26 AY5
RSVD27 BA2
62 USB30_RN1 BE28 USB3RN1
BC30 USB3RN2 RSVD28 AT12
BE32 USB3RN3 RSVD29 BF3
BJ32 USB3RN4
C BC28 C
62 USB30_RP1 USB3RP1
BE30 USB3RP2 -2 20130506-1
BF32

62 USB30_TN1
BG32
AV26
USB3RP3
USB3RP4
USB3TN1
USBP0N
USBP0P
C24
A24
USB_PN0
USB_PP0
62
62
USB Table
BB26 USB3TN2 USBP1N C25 USB_PN1 49
RN1803 AU28 USB3TN3 USBP1P B25 USB_PP1 49 Pair Device
DGPU_HOLD_RST# 2 3 AY30 C26
DGPU_PWR_EN# 1 4 AU26
USB3TN4 USBP2N
A26
USB_PN2 -4
82,97
0 USB2.0/USB3.0 Ext. port 1
62 USB30_TP1 USB3TP1 USBP2P USB_PP2 82,97
AY26 K28 USB_PN3 49
USB3TP2 USBP3N
SRN10KJ-L-GP AV28
USB3TP3 USBP3P
H28 USB_PP3 49 1 Touch panel -3 20130606-1
AW30 E28
USB3TP4 USBP4N
-3 20130606-1 USBP4P
D28 2 USB2.0 Ext. port 1
C28
USBP5N
USBP5P
A28 3 CCD
C29
USBP6N
USBP6P
B29 4
BOOT BIOS Strap INT_PIRQA# K40 N28
INT_PIRQB# PIRQA# USBP7N
K38
PIRQB# USBP7P
M28 5

PCI
GNT1#/GPIO51 SATA1GP/GPIO19 BOOT BIOS Location INT_PIRQC# H38 L30
INT_PIRQD# PIRQC# USBP8N
G38
PIRQD# USBP8P
K30 6 may not be available
0 0 LPC USBP9N
G30 USB_PN9 82,97
83 DGPU_HOLD_RST# C46
REQ1#/GPIO50 USBP9P
E30 USB_PP9 82,97 7 may not be available

USB
0 1 Reserved TPAD14-OP-GP TP1805 1 MCP_GPIO52 C44 C30
REQ2#/GPIO52 USBP10N
93 DGPU_PWR_EN# E40
REQ3#/GPIO54 USBP10P
A30 8
1 0 Reserved USBP11N
L32 USB_PN11 65
D47
GNT1#/GPIO51 USBP11P
K32 USB_PP11 65 9 USB2.0 Ext. port 3
1 1 SPI(Default) TPAD14-OP-GP TP1804 1 DGPU_PWM_SELECT# E42 G32
GNT2#/GPIO53 USBP12N
B
F46
GNT3#/GPIO55 USBP12P
E32 10 B
C32
USBP13N
USBP13P
A32 11 Mini Card1 (WLAN+BT)
INT_PIRQE# G42
R1813 10R0402-PAD INT_PIRQF# PIRQE#/GPIO2
56 SATA_ODD_DA# 2 G40
PIRQF#/GPIO3 12
27,49 TOUCH_EN R1801 1 0R2J-L-GP
2 PCH_TOUCH_EN C42 C33 USB_RBIAS 1 2
TP_IN# PIRQG#/GPIO4 USBRBIAS# R1811
DY D44
PIRQH#/GPIO5 13
22D6R2F-L1-GP
-4 B33
USBRBIAS
K10
PME# 3D3V_S5
5,27,31,36,65,71,77,83,97 PLT_RST# C6 A14
PLTRST# OC0#/GPIO59
K20
OC1#/GPIO40

2
77 CLK_PCI_TPM R1807 1 2 22R2J-2-GP B17
R1804 22R2J-2-GP CLK_PCI_LPC_R OC2#/GPIO41 R1820
71 CLK_PCI_LPC 1 2 H49 C16
R1805 22R2J-2-GP CLK_PCI_FB_R CLKOUT_PCI0 OC3#/GPIO42 10KR2J-L-GP
20 CLK_PCI_FB 1 2 H43
CLKOUT_PCI1 OC4#/GPIO43
L16
27 CLK_PCI_KBC R1806 1 2 22R2J-2-GP CLK_PCI_KBC_R J48 A16
CLKOUT_PCI2 OC5#/GPIO9
K42 D14

1
CLKOUT_PCI3 OC6#/GPIO10 OC_PWR
H40 C14
CLKOUT_PCI4 OC7#/GPIO14

PANTHER-GP-NF
-1_20130315_EMI 71.PANTH.00U Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A
CLK_PCI_KBC CLK_PCI_FB CLK_PCI_TPM CLK_PCI_LPC

Wistron Corporation
1

EC1804 EC1803 EC1802 EC1801


SC10P50V2JN-L1-GP SC10P50V2JN-L1-GP SC10P50V2JN-L1-GP DY SC33P50V2JN-3GP 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
DY DY DY Taipei Hsien 221, Taiwan, R.O.C.
2

Title

PCH (PCI/USB/NVRAM)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 18 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH 4 DMI_RXN[3:0]


4 DMI_RXP[3:0] FDI_TXN[7:0] 4
FDI_TXP[7:0] 4
4 DMI_TXN[3:0]
4 DMI_TXP[3:0]
PCH1C 3 OF 10

4 DMI_RXN0 BC24 DMI0RXN FDI_RXN0 BJ14 FDI_TXN0 4


4 DMI_RXN1 BE20 DMI1RXN FDI_RXN1 AY14 FDI_TXN1 4
D 4 DMI_RXN2 BG18 DMI2RXN FDI_RXN2 BE14 FDI_TXN2 4 D
4 DMI_RXN3 BG20 DMI3RXN FDI_RXN3 BH13 FDI_TXN3 4
Signal Routing Guideline: FDI_RXN4 BC12 FDI_TXN4 4
DMI_ZCOMP keep W=4 mils and 4 DMI_RXP0 BE24 DMI0RXP FDI_RXN5 BJ12 FDI_TXN5 4
4 DMI_RXP1 BC20 BG10 FDI_TXN6 4
routing length less than 500 BJ18
DMI1RXP FDI_RXN6
BG9
4 DMI_RXP2 DMI2RXP FDI_RXN7 FDI_TXN7 4
mils. 4 DMI_RXP3 BJ20 DMI3RXP
DMI_IRCOMP keep W=4 mils and FDI_RXP0 BG14 FDI_TXP0 4
routing length less than 500 4 DMI_TXN0 AW24 DMI0TXN FDI_RXP1 BB14 FDI_TXP1 4
4 DMI_TXN1 AW20 BF14 FDI_TXP2 4
mils. BB18
DMI1TXN FDI_RXP2
BG13
4 DMI_TXN2 DMI2TXN FDI_RXP3 FDI_TXP3 4
4 DMI_TXN3 AV18 DMI3TXN FDI_RXP4 BE12 FDI_TXP4 4

DMI
FDI
FDI_RXP5 BG12 FDI_TXP5 4
4 DMI_TXP0 AY24 DMI0TXP FDI_RXP6 BJ10 FDI_TXP6 4
4 DMI_TXP1 AY20 DMI1TXP FDI_RXP7 BH9 FDI_TXP7 4
4 DMI_TXP2 AY18 DMI2TXP
4 DMI_TXP3 AU18 DMI3TXP
FDI_INT AW16 FDI_INT 4
1D05V_VTT BJ24 AV12
DMI_ZCOMP FDI_FSYNC0 FDI_FSYNC0 4
R1901 1 2 49D9R2F-GP DMI_COMP_R BG25 BC10 FDI_FSYNC1 4
DMI_IRCOMP FDI_FSYNC1
R1902 1 2 750R2F-L-GP RBIAS_CPY BH21 AV14 FDI_LSYNC0 4
DMI2RBIAS FDI_LSYNC0

FDI_LSYNC1 BB10 FDI_LSYNC1 4

C A18 DSW ODVREN C


DSWVRMEN R1910
1 0R0402-PAD
2 PM_RSMRST#

System Power Management


SUS_PW R_ACK# C12 E22 PCH_DPW ROK 1 R1911 2 RTC_AUX_S5 DSWODVREN - On Die DSW VR Enable
SUSACK# DPWROK 10KR2J-L-GP
DY
1 R1926 2 SYS_PW ROK DY HIGH Enabled (DEFAULT)
10KR2J-L-GP 3D3V_S0 1 R1905 2 SYS_RESET# K3 B9 PCIE_W AKE#
10KR2J-L-GP SYS_RESET# WAKE#
LOW Disabled
1 R1904 2 PW ROK 36 SYS_PW ROK P12 SYS_PWROK CLKRUN#/GPIO32 N3 PM_CLKRUN# 27,77
100KR2J-4-GP

2 1 PW ROK L22 G8 RTC_AUX_S5


27 S0_PW R_GOOD PWROK SUS_STAT#/GPIO61 PM_SUS_SATA# 77
R1924
0R0402-PAD
L10 N14 PCH_SUSCLK_KBC 27 R1917 1 2 330KR2J-L-GP
APWROK SUSCLK/GPIO62

37 PM_DRAM_PW RGD B13 D10 DSW ODVREN R1918 1 2 330KR2J-L-GP


DRAMPWROK SLP_S5#/GPIO63
DY
PM_RSMRST# C21 H4 PM_SLP_S4# 27,46
RSMRST# SLP_S4#

SUS_PW R_ACK_R K16 F4 PM_SLP_S3# 27,29,36,37,47


SUSWARN#/SUSPWRDNACK/GPIO30 SLP_S3#

27,97 PM_PW RBTN# E20 PWRBTN# SLP_A# G10


3D3V_S0
B B

27 AC_PRESENT H20 G16 SLLP_SUS#_TP 1 TP1904 TPAD14-OP-GP R1919


ACPRESENT/GPIO31 SLP_SUS# PM_CLKRUN# 1 2

BATLOW # E10 AP14 8K2R2J-3-GP


BATLOW#/GPIO72 PMSYNCH H_PM_SYNC 5

PM_RI# A10 K14


RI# SLP_LAN#/GPIO29

PANTHER-GP-NF
S0_PWR_GOOD after PM_SLP_S3# delay 200 ms
71.PANTH.00U
3D3V_S5
RN1901
SRN10KJ-6-GP
8 1 BATLOW #
7 2 PM_RI#
6 3 AC_PRESENT
5 4 SUS_PW R_ACK_R 3D3V_AUX_S5

Wistron Confidential document, Anyone can not


2 R1909 1 Duplicate, Modify, Forward or any other purpose
100KR2J-4-GP
application without get Wistron permission
2

2 R1921 1 PCIE_W AKE#


10KR2J-L-GP R1916
10KR2J-L-GP
A UMA C A
2 R1922 1 SUS_PW R_ACK#
10KR2J-L-GP 4 3 PM_RSMRST# 1 R1912 2 RSMRST#_KBC 27
1

1KR2J-L2-GP
3V_5V_POK_# 5 2 3V_5V_POK 41
Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
6 1 Q1901 Taipei Hsien 221, Taiwan, R.O.C.
2N7002KDW -GP
84.2N702.A3F Title
2 R1908 1 PM_RSMRST# 2nd = 75.00601.07C
100KR2J-4-GP PCH (DM I/FDI/PM)
Size Document Number Rev
A3
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 19 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH 3D3V_S5

SMB_CLK 4 1 RN2003
PCH1B 2 OF 10 SMB_DATA 3 2 SRN2K2J-5-GP

BG34 SML0_DATA 3 2 RN2004


PERN1 SML0_CLK
BJ34 E12 EC_SWI# 27 4 1 SRN2K2J-5-GP
PERP1 SMBALERT#/GPIO11
AV32 PETN1
AU32 H14 SMB_CLK SML1_CLK 2 3 RN2005
PETP1 SMBCLK SML1_DATA 1 4 SRN2K2J-5-GP
BE34 C9 SMB_DATA
PERN2 SMBDATA PCH_GPIO74
BF34
PERP2 1 4 RN2006
BB32
PETN2 2 3 SRN10KJ-L-GP
AY32
PETP2

SMBUS
D A12 D
SML0ALERT#/GPIO60 DRAMRST_CNTRL_PCH 37 R2009
31 PCIE_RXN3 BG36
PERN3 SML0_CLK DRAMRST_CNTRL_PCH 1
31 PCIE_RXP3 BJ36 C8 2
C2011 PERP3 SML0CLK
1 2 SCD1U10V2KX-L1-GP PCIE_TXN3_C AV34 LAN 1KR2J-L2-GP
31 PCIE_TXN3 C2012 PCIE_TXP3_C PETN3 SML0_DATA
31 PCIE_TXP3 1 2 SCD1U10V2KX-L1-GP AU34
PETP3 SML0DATA
G12

65 PCIE_RXN4 BF36
PERN4
65 PCIE_RXP4 BE36
C2005 PERP4
65 PCIE_TXN4 1 2 SCD1U10V2KX-L1-GP PCIE_TXN4_C AY34
PETN4 WLAN SML1ALERT#/PCHHOT#/GPIO74
C13 PCH_GPIO74
C2006 1 2 SCD1U10V2KX-L1-GP PCIE_TXP4_C BB34 3D3V_S0 RN2007
65 PCIE_TXP4 PETP4 SRN2K2J-5-GP
E14 SML1_CLK 27,28,86
SML1CLK/GPIO58

PCI-E*
BG37 1 4
PERN5
BH37 M16 SML1_DATA 27,28,86 2 3
PERP5 SML1DATA/GPIO75
AY36
PETN5
BB36
PETP5
BJ38
PERN6
BG38
PERP6

Controller
AU36 M7
PETN6 CL_CLK1
AV36
PETP6 SMB_DATA 6 1 PCH_SMBDATA 14,15

Link
BG40 T11
PERN7 CL_DATA1 3D3V_S0
BJ40 5 2
PERP7
AY40
PETN7 Q2001
BB40 P10 4 3
PETP7 CL_RST1#

2
2N7002KDW-GP
BE38 R2014 84.2N702.A3F
PERN8 10KR2J-L-GP
BC38
PERP8 2nd = 75.00601.07C
AW38 PCH_SMBCLK 14,15
PETN8
AY38

1
PETP8 SMB_CLK
M10 PEG_CLKREQ# 83
PEG_A_CLKRQ#/GPIO47
Y40
CLKOUT_PCIE0N
Y39
CLKOUT_PCIE0P
AB37 CLK_PCIE_VGA# 83
PCIE_CLK_REQ0# CLKOUT_PEG_A_N
J2 AB38

CLOCKS
PCIECLKRQ0#/GPIO73 CLKOUT_PEG_A_P CLK_PCIE_VGA 83

AB49 AV22 CLK_EXP_N 5


CLKOUT_PCIE1N CLKOUT_DMI_N
C AB47 AU22 CLK_EXP_P 5 C
CLKOUT_PCIE1P CLKOUT_DMI_P RN2017
PCIE_CLK_REQ1# M1 SRN0J-6-GP
PCIECLKRQ1#/GPIO18 CLKOUT_DP_N_C
AM12 2 3 CLK_DP_N 5
CLKOUT_DP_N CLKOUT_DP_P_C
CLKOUT_DP_P
AM13 1 EDP 4 CLK_DP_P 5
AA48
31 PCIE_CLK_LAN# CLKOUT_PCIE2N
AA47
Lan 31 PCIE_CLK_LAN CLKOUT_PCIE2P
CLKIN_DMI_N
BF18 CLK_BUF_EXP_N
V10 BE18 CLK_BUF_EXP_P
31 PCIE_CLK_LAN_REQ# PCIECLKRQ2#/GPIO20 CLKIN_DMI_P
RN2008
65 PCIE_CLK_WLAN# Y37 BJ30 CLK_BUF_CPYCLK_N 2 3
CLKOUT_PCIE3N CLKIN_GND1_N CLK_BUF_CPYCLK_P
65 PCIE_CLK_WLAN Y36 BG30 1 4
WLAN CLKOUT_PCIE3P CLKIN_GND1_P

65 CLK_PCIE_WLAN_REQ# A8 SRN10KJ-L-GP C2008 2 1 SC12P50V2JN-3GP


PCIECLKRQ3#/GPIO25 CLK_BUF_DOT96_N
G24 X2001
CLKIN_DOT_96N CLK_BUF_DOT96_P
E24
CLKIN_DOT_96P
Y43
CLKOUT_PCIE4N XTAL25_IN
Y45 1 4
CLKOUT_PCIE4P CLK_BUF_CKSSCD_N
AK7
CLKIN_SATA_N

2
PCIE_CLK_REQ4# L12 AK5 CLK_BUF_CKSSCD_P
PCIECLKRQ4#/GPIO26 CLKIN_SATA_P R2006
1MR2J-L3-GP 2 3
V45 K45 CLK_BUF_REF14
CLKOUT_PCIE5N REFCLK14IN
V46

1
CLKOUT_PCIE5P XTAL25_OUT C2007
XTAL-25MHZ-181-GP 2 1 SC15P50V2JN-L-GP
PCIE_CLK_REQ5# L14 H45 CLK_PCI_FB 18
PCIECLKRQ5#/GPIO44 CLKIN_PCILOOPBACK

AB42 V47 XTAL25_IN 82.30020.G71


CLKOUT_PEG_B_N XTAL25_IN XTAL25_OUT
AB40 V49
CLKOUT_PEG_B_P XTAL25_OUT
PEG_B_CLKRQ# E6 2nd = 82.30020.G61
PEG_B_CLKRQ#/GPIO56
3D3V_S0 XCLK_RCOMP 1 R2007 2
XCLK_RCOMP
Y47 1D05V_VTT -SB 20121113-2
RN2018 V40 90D9R2F-1-GP
PCIE_CLK_LAN_REQ# CLKOUT_PCIE6N
1 4 V42
PCIE_CLK_REQ1# CLKOUT_PCIE6P
2 3
PCIE_CLK_REQ6# T13
B PCIECLKRQ6#/GPIO45 B
SRN10KJ-L-GP
V38 K43
CLKOUT_PCIE7N CLKOUTFLEX0/GPIO64
FLEX CLOCKS

V37 3D3V_S0 3D3V_S0


CLKOUT_PCIE7P
CLKOUTFLEX1/GPIO65
F47 UMA_DIS#;DGPU_PRSNT#
PCIE_CLK_REQ7# K12 UMA: 1 1
PCIECLKRQ7#/GPIO46

1
H47 DIS :0 1
CLKOUTFLEX2/GPIO66 R2012 R2013
AK14
CLKOUT_ITPXDP_N
K49 DGPU_PRSNT# 10KR2J-L-GP 10KR2J-L-GP Muxless : 1 0
PCIECLKRQ1# and PCIECLKRQ2# AK13
CLKOUT_ITPXDP_P CLKOUTFLEX3/GPIO67
UMA PX:0 0
Support S0 power only

2
PANTHER-GP-NF UMA_DIS# 22
71.PANTH.00U DGPU_PRSNT#

1
R2010 R2011
10KR2J-L-GP 10KR2J-L-GP
DY Muxless

2
3D3V_S5 RN2001
SRN10KJ-6-GP
1 8 CLK_PCIE_WLAN_REQ#
2 7 PCIE_CLK_REQ6#
RN2010 3 6 PCIE_CLK_REQ5#
SRN10KJ-6-GP 4 5 PCIE_CLK_REQ4#
CLK_BUF_CKSSCD_P 1 8
CLK_BUF_CKSSCD_N 2 7
CLK_BUF_EXP_N 3 6
CLK_BUF_EXP_P 4 5
RN2002
SA-20121023-1 SRN10KJ-6-GP
Swap pin 1 8 PCIE_CLK_REQ0#
2 7 PCIE_CLK_REQ7#
3 6 PEG_B_CLKRQ#
RN2011 4 5 EC_SWI#
CLK_BUF_DOT96_N 1 4
CLK_BUF_DOT96_P 2 3 SA-20121011
SRN10KJ-L-GP
A Wistron Confidential document, Anyone can not A

Duplicate, Modify, Forward or any other purpose


CLK_BUF_REF14 application without get Wistron permission
1

R2015 UMA C
10KR2J-L-GP

Wistron Corporation
2

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Title
need very close to PCH
PCH (PCI-E/SMBUS/CLOCK/CL)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 20 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH RTC_AUX_S5

R2115 20KR2F-L3-GP
RTC_X1 1 2 INTVRMEN- Integrated SUS
R2116 20KR2F-L3-GP
1 R2101 2 RTC_X2 1 2
1.05V VRM Enable

1
10MR2J-L-GP C2103 High - Enable internal VRs
SC1U16V3KX-5GP Low - Enable external VRs
X2101

2
XTAL-32D768KHZ-64-GP
82.30001.661
2nd = 82.30001.B21 PCH1A 1 OF 10
LPC_AD[0..3] 27,71,77
D D
1 4 RTC_X1 A20 C38 LPC_AD0
RTCX1 FWH0/LAD0 LPC_AD1
FWH1/LAD1 A38
SC6P50V2CN-1GP
C2101

C2102
SC6P50V2CN-1GP

LPC
RTC_X2 C20 B37 LPC_AD2
RTCX2 FWH2/LAD2
1

1
C37 LPC_AD3
RTC_RST# FWH3/LAD3
2 3 D20 RTCRST#
D36 LPC_FRAME# 27,71,77
2

2 FWH4/LFRAME#

2
SRTC_RST# G22 SRTCRST#

1
G2101 R2104 E36
SM_INTRUDER# LDRQ0#

RTC
C2104 GAP-OPEN 1MR2J-L3-GP
2 1 K22 K36
SC1U16V3KX-5GP INTRUDER# LDRQ1#/GPIO23

2
RTC_AUX_S5 1 2 PCH_INTVRMEN C17 V5 INT_SERIRQ 27,77

1
R2105 INTVRMEN SERIRQ
330KR2F-L-GP
SATA0RXN AM3 SATA_RXN0 56
HDA_BITCLK N34 AM1
HDA_BCLK SATA0RXP SATA_RXP0 56
HDD1

SATA 6G
AP7
27 RTCRST_ON G RTC Reset HDA_SYNC L34 HDA_SYNC
SATA0TXN
SATA0TXP AP5
SATA_TXN0
SATA_TXP0
56
56
D RTC_RST# 29 HDA_SPKR T10 AM10
SPKR SATA1RXN
SATA1RXP AM8
RTC_RST#_SS HDA_RST# K34 AP11
HDA_RST# SATA1TXN
SATA1TXP AP10
1

Q2102
R2106 R2111 2N7002K-2-GP 29 HDA_SDIN0 E34 AD7
100KR2F-L3-GP 2KR2F-3-GP 84.2N702.J31 HDA_SDIN0 SATA2RXN
SATA2RXP AD5
2ND = 84.2N702.031 G34 HDA_SDIN1 SATA2TXN AH5
AH4
2

SATA2TXP
C34 HDA_SDIN2

IHDA
SATA3RXN AB8
A34 HDA_SDIN3 SATA3RXP AB10
C SATA3TXN AF3 C
SATA3TXP AF1
27 ME_UNLOCK 1 R2107 2 HDA_SDOUT A36
1KR2J-L2-GP HDA_SDO

SATA
SATA4RXN Y7 SATA_RXN4 56
SATA4RXP Y5 SATA_RXP4 56
C36 AD3
HDA_DOCK_EN#/GPIO33 SATA4TXN
SATA4TXP AD1
SATA_TXN4
SATA_TXP4
56
56
ODD
N32 HDA_DOCK_RST#/GPIO13
SATA5RXN Y3
SATA5RXP Y1
SATA5TXN AB3
2 R2121 1 PCH_JTAG_TCK_BUF J3 AB1
4K7R2J-L-GP JTAG_TCK SATA5TXP
H7 Y11 1D05V_VTT
JTAG_TMS SATAICOMPO

JTAG
2 DY 1 HDA_SYNC
29 HDA_CODEC_SYNC R2122 33R2J-L1-GP SATA_COMP R2112
K5 JTAG_TDI SATAICOMPI Y10 1 2 37D4R2F-GP
2 1 HDA_SDOUT
29 HDA_CODEC_SDOUT R2123 33R2J-L1-GP 1D05V_VTT
H1 JTAG_TDO
SATA3RCOMPO AB12

1 4 HDA_RST# AB13 SATA3_COMP R2113 1 2 49D9R2F-GP


29 HDA_CODEC_RST# HDA_BITCLK SATA3COMPI
29 HDA_CODEC_BITCLK 2 3

RN2102 27,60 SPI_CLK_R 1 R2108 2 PCH_SPI_CLK T3 AH1 RBIAS_SATA3 R2114 1 2 750R2F-L-GP


SRN33J-5-GP-U 33R2J-L1-GP SPI_CLK SATA3RBIAS

27,60 SPI_CS0#_R 1 2 PCH_SPI_CS0# Y14 SPI_CS0#


R2109 33R2J-L1-GP
T1 SPI_CS1#

SPI
Flash Descriptor Security Overide SATALED# P3 SATA_LED# 68
Low = Default 27,60 SPI_SI_R 1 R2110 2 PCH_SPI_SI V4 V14 SATA_DET#0
33R2J-L1-GP SPI_MOSI SATA0GP/GPIO21
B HDA_SDOUT High = Enable B
27,60 SPI_SO_R U3 SPI_MISO SATA1GP/GPIO19 P1

PANTHER-GP-NF
+3VS_+1.5VS_HDA_IO

1 R2102 2 HDA_SDOUT 71.PANTH.00U 3D3V_S0


1KR2J-L2-GP RN2103
DY SRN10KJ-6-GP
22 PSW _CLR# 1 8
SATA_LED# 2 7
INT_SERIRQ 3 6
SATA_DET#0 4 5
PLL ODVR VOLTAGE
Low = 1.8V (Default) HDA_CODEC_BITCLK HDA_CODEC_SDOUT SPI_CS0#_R
HDA_SYNC High = 1.5V
2

EC2102 EC2103 EC2101


SC4D7P50V2CN-1GP SC4D7P50V2CN-1GP SC4D7P50V2CN-1GP
1

DY DY DY
+3VS_+1.5VS_HDA_IO

1 R2103 2 HDA_SYNC
1KR2J-L2-GP

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
5V_S0 application without get Wistron permission
A A
G UMA C
D HDA_SYNC_R 1 R2124 2 HDA_SYNC HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to
33R2J-L1-GP
HDA_CODEC_SYNC S sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
signal on the board. Signal may have leakage paths via powered off devices (Audio Taipei Hsien 221, Taiwan, R.O.C.
Q2101
2N7002K-2-GP Codec) and hence contend with the external pull-up. A blocking FET is
84.2N702.J31 Title
recommended in such a case to isolate HDA_SYNC from the Audio Codec device
2ND = 84.2N702.031
3rd = until after the Strap sampling is complete. PCH (SPI/RTC/LPC/SATA/IHDA)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 21 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH

PCH1F 6 OF 10

S_GPIO T7 C40 SATA_ODD_PWRGT 56


BMBUSY#/GPIO0 TACH4/GPIO68
EC_SMI# A42 B41 UMA_DIS# 20
3D3V_S0 TACH1/GPIO1 TACH5/GPIO69
DGPU_HPD_INTR# H36 C41 VRAM_SIZE1
TACH2/GPIO6 TACH6/GPIO70
D RN2203 D
1 4 H_RCIN# 27 EC_SCI# E38 A40 VRAM_SIZE2
H_A20GATE TACH3/GPIO7 TACH7/GPIO71
2 3
ICC_EN# C10
GPIO8
SRN10KJ-L-GP
PCH_GPIO12 C4
56 SATA_ODD_PRSNT# LAN_PHY_PWR_CTRL/GPIO12
PCH_GPIO15 G2 P4 H_A20GATE 27
3D3V_S0 GPIO15 A20GATE
PCH_GPIO24 R2202 AU16 H_PECI_R DY 1 R2203 2
PECI H_PECI 5,27
1 2 U2 0R2J-L-GP
1

SATA4GP/GPIO16
P5 H_RCIN# 27
R2220 10KR2J-L-GP RCIN#

GPIO
10KR2J-L-GP D40 AY11
27,92,93 DGPU_PWROK TACH0/GPIO17 PROCPWRGD H_CPUPWRGD 5,36,97

CPU/MISC
PCH_GPIO22 T5 AY10 PCH_THERMTRIP_R 1 R2204 2 H_THERMTRIP# 5,36
2

SCLOCK/GPIO22 THRMTRIP# 390R2J-1-GP


PCH_GPIO24 E8 T14
GPIO24 INIT3_3V#
PCH_GPIO27 E16 AY1 NV_CLE
GPIO27 DF_TVS
PLL_ODVR_EN P8 1D8V_S0
GPIO28
AH8
TS_VSS1
21 PSW_CLR# K1
STP_PCI#/GPIO34

1
3D3V_S0
RN2201
-3 K4
TS_VSS2
AK11
49 TOUCH_DET#

2
SRN10KJ-6-GP GPIO35 R2209
AH10
EC_SMI# G2201 DMI_OVRVLTG TS_VSS3 2K2R2J-2-GP
1 8 V8
DGPU_HPD_INTR# GAP-OPEN SATA2GP/GPIO36
2 7 AK10

2
C EC_SCI# FDI_OVRVLTG TS_VSS4 C
3 6 M5
PCH_GPIO48 SATA3GP/GPIO37 NV_CLE
4 5 1 R2205 2
Pass Word Clear H_SNB_IVB# 5

1
SPK_HPD_C N2 P37 1KR2J-L2-GP
SLOAD/GPIO38 NC_1
RN2202 EDP#_LVDS M3
SRN10KJ-6-GP SDATAOUT0/GPIO39
SPK_HPD_C 1 8 SA_20121003 PCH_GPIO48 V13 BG2
S_GPIO SDATAOUT1/GPIO48 VSS_NCTF_15#BG2
2 7
TOUCH_DET# 3 6 PCH_GPIO49 V3 BG48
PCH_GPIO49 SATA5GP/GPIO49/TEMP_ALERT# VSS_NCTF_16#BG48 FDI_OVRVLTG
4 5
SA-20121023-1 USB3_SUPPORT D6 BH3

1
GPIO57 VSS_NCTF_17#BH3
Swap pin FDI TERMINATION VOLTAGE OVERRIDE
BH47 R2208
3D3V_S5 VSS_NCTF_18#BH47 10KR2J-L-GP
RN2204 TPAD14-OP-GP TP2206 1 PCH_NCTF_1 A4 BJ4
PCH_GPIO27 VSS_NCTF_1#A4 VSS_NCTF_19#BJ4
1 4 GPIO37 LOW - Tx, Rx terminated to same voltage

NCTF

2
PCH_GPIO12 2 3 A44 BJ44 (FDI_OVRVLTG) (DC Coupling Model DEFAULT)
VSS_NCTF_2#A44 VSS_NCTF_20#BJ44
SA_20121017-1
SRN10KJ-L-GP A45 BJ45
VSS_NCTF_3#A45 VSS_NCTF_21#BJ45
TPAD14-OP-GP TP2208 1 PCH_NCTF_3 A46 BJ46 DMI_OVRVLTG
VSS_NCTF_4#A46 VSS_NCTF_22#BJ46

1
PCH_GPIO15 1 R2201 2 A5 BJ5 DMI TERMINATION VOLTAGE OVERRIDE
1KR2J-L2-GP VSS_NCTF_5#A5 VSS_NCTF_23#BJ5 R2210
A6 BJ6 10KR2J-L-GP

A4,A44,A45,A46,A5,A6,B3,B47,

BJ45,BJ46,BJ5,BJ6,C2,C48,D1,
VSS_NCTF_6#A6 VSS_NCTF_24#BJ6

BD1,BD49,BE1,BE49,BF1,BF49,
BG2,BG48,BH3,BH47,BJ4,BJ44,
B3 C2 GPIO36 LOW - Tx, Rx terminated to same voltage

2
VSS_NCTF_7#B3 VSS_NCTF_25#C2
(DMI_OVRVLTG) (DC Coupling Model DEFAULT)
EDP#_LVDS B47 C48
B VSS_NCTF_8#B47 VSS_NCTF_26#C48 B
1

D49,E1,E49,F1,F49
BD1 D1
R2223 VSS_NCTF_9#BD1 VSS_NCTF_27#D1

NCTF TEST PIN:


10KR2J-L-GP BD49 D49
VSS_NCTF_10#BD49 VSS_NCTF_28#D49
EDP
BE1 E1 ICC_EN#
2

VSS_NCTF_11#BE1 VSS_NCTF_29#E1
Integrated Clock Chip Enable

1
BE49 E49
VSS_NCTF_12#BE49 VSS_NCTF_30#E49 R2211
TPAD14-OP-GP TP2207 1 PCH_NCTF_2 BF1 F1 1KR2J-L2-GP ICC_EN# HIGH (R2211 DY)- DISABLED [DEFAULT]
VSS_NCTF_13#BF1 VSS_NCTF_31#F1
DY
SA_20121003 TPAD14-OP-GP TP2209 1 PCH_NCTF_4 BF49 F49

2
VSS_NCTF_14#BF49 VSS_NCTF_32#F49
LOW (R2211)- ENABLED
PANTHER-GP-NF GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
3D3V_S0 3D3V_S0 3D3V_S5 71.PANTH.00U via soft-strap. The default is integrated clock
enable.
1

R2218 R2214 R2216 R2221 PLL_ODVR_EN


10KR2J-L-GP 10KR2J-L-GP 10KR2J-L-GP 10KR2J-L-GP PLL ON DIE VR ENABLE Wistron Confidential document, Anyone can not

1
2G 1G USB30 Duplicate, Modify, Forward or any other purpose
R2212
NOTE:This signal has a weak internal pull-up 20K application without get Wistron permission
2

1KR2J-L2-GP
DY ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
A
VRAM_SIZE1 DISABLED -- LOW (R2212 STUFFED) UMA C A

2
PCH_GPIO22 VRAM_SIZE2 USB3_SUPPORT
1

R2219 R2215 R2217 R2222 Wistron Corporation


10KR2J-L-GP 10KR2J-L-GP 10KR2J-L-GP 10KR2J-L-GP 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
DY 1G_512M 512M_2G USB20 Taipei Hsien 221, Taiwan, R.O.C.
2

Title

PCH (GPIO/CPU)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 22 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH

1D05V_VTT
PCH1G POWER 7 OF 10
3D3V_DAC_S0
1.7A 63mA
AA23 VCCCORE1 VCCADAC U48 +VCCA_DAC_1_2 1 R2315 2
AC23 0R0402-PAD
VCCCORE2

C2301
SC10U6D3V5KX-L-1-GP

C2302
SC1U6D3V2KX-L-1-GP

C2303
SC1U6D3V2KX-L-1-GP

C2304
SC1U6D3V2KX-L-1-GP

C2313
SCD01U16V2KX-L1-GP

C2314
SCD1U10V2KX-L1-GP

C2315
SC10U6D3V5KX-L-1-GP
AD21

CRT
VCCCORE3

1
D AD23 U47 5V_S0 3D3V_DAC_S0 D
VCCCORE4 VSSADAC U2301
AF21 DY

VCC CORE
VCCCORE5
AF23

2
VCCCORE6 3D3V_S0
AG21 VCCCORE7 1 IN OUT 5
AG23 VCCCORE8 1mA 2 GND

C2312
SC1U6D3V2KX-L-1-GP

C2327
SC10U6D3V3MX-L-GP
AG24 AK36 +3VS_VCCA_LVDS 1 R2304 2 3 4
VCCCORE9 VCCALVDS EN NC#4

1
AG26 0R0603-PAD
VCCCORE10
AG27 VCCCORE11 VSSALVDS AK37

1
C2311
SC1U10V2KX-1GP
AG29 TLV70233DBVR-GP

2
VCCCORE12
AJ23 VCCCORE13 74.70233.03F

LVDS
AJ26 AM37 2nd = 74.08818.B3F

2
VCCCORE14 VCCTX_LVDS1
AJ27 VCCCORE15
AJ29 AM38 1D8V_S0
VCCCORE16 VCCTX_LVDS2
AJ31 VCCCORE17 40mA
AP36 +1.8VS_VCCTX_LVDS 1 R2305 2
1D05V_VTT VCCTX_LVDS3 0R0603-PAD

C2316
SCD01U16V2KX-L1-GP

C2317
SCD01U16V2KX-L1-GP

C2318
SC1U25V3KX-1-GP
VCCTX_LVDS4 AP37

2
AN19 VCCIO28
DY

1
BJ22 3D3V_S0
1D05V_VTT VCCAPLLEXP
3.711A(Total) VCC3_3_6 V33

HVCMOS
AN16 VCCIO15

1
C2306
SC1U6D3V2KX-L-1-GP

C2307
SC1U6D3V2KX-L-1-GP

C2308
SC1U6D3V2KX-L-1-GP

C2309
SC1U6D3V2KX-L-1-GP
AN17 C2319
VCCIO16
1

1
V34 SCD1U10V2KX-L1-GP
VCC3_3_7
DY

2
AN21
2

2
C VCCIO17 C
AN26 1D5V_S0
VCCIO18
AN27 VCCIO19 VCCVRM3 AT16

AP21 1D05V_VTT
VCCIO20
AP23 VCCIO21 VCCDMI1 AT20

1
DMI
AP24 C2320
VCCIO22 SC1U6D3V2KX-L-1-GP

VCCIO
AP26 AB36

2
VCCIO23 VCCCLKDMI
AT24 L2303 1D05V_VTT
VCCIO24 IND-10UH-218-GP 70mA
+1.05VS_VCC_DMI_CCI 1 2
AN33 VCCIO25 68.10050.10Y

C2321
SC1U6D3V2KX-L-1-GP

C2325
SC10U6D3V3MX-L-GP
2nd = 68.10090.10B

1
AN34 VCCIO26 VCCDFTERM1 AG16
3D3V_S0 DY
228mA(Total)

2
BH29 VCC3_3_3 VCCDFTERM2 AG17

DFT / SPI
1

SA_20121005
C2310 AJ16
SCD1U10V2KX-L1-GP VCCDFTERM3 1D8V_S0
2

167mA(Total) 1D5V_S0 AP16 VCCVRM2 2mA


VCCDFTERM4 AJ17

1
B B
BG6 VCCAFDIPLL C2326 C2322
SCD1U10V2KX-L1-GP SCD1U10V2KX-L1-GP

2
1D05V_VTT AP17 VCCIO27
V1
FDI

VCCSPI
47mA(Total) 1D05V_VTT AU20 VCCDMI2
10mA 3D3V_S5

1
PANTHER-GP-NF
C2323
SC1U6D3V2KX-L-1-GP
71.PANTH.00U 2

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER1)
Size Document Number Rev
A3
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 23 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH
PCH1J POWER 10 OF 10 1D05V_VTT

AD49 N26
VCCACLK VCCIO29

1
1mA P26 C2423
VCCIO30 SC1U6D3V2KX-L-1-GP
3D3V_S5 1 R2402 2 VCCDSW3_3 T16
0R0402-PAD VCCDSW3_3 3D3V_S5
P28

2
VCCIO31 D2401
3D3V_AUX_S5 2 R2403 1 V12 T27 CH751H-40PT-GP
DCPSUSBYP VCCIO32

2
0R2J-L-GP 3D3V_S0 83.R0304.A8F
DY T29 3D3V_S5 2nd = 83.R0304.D8F
VCCIO33
T38
VCC3_3_5

1
D C2402 T23 5V_S5 D

1
SC1U10V2KX-1GP VCCSUS3_3_7
BH23
VCCAPLLDMI2

1
T24

2
VCCSUS3_3_8 C2424
1D05V_VTT AL29
VCCIO14 SCD1U10V2KX-L1-GP
V23 1 2

2
VCCSUS3_3_9

USB
R2408
AL24 V24 3D3V_S5 10R2J-2-GP
DCPSUS3 VCCSUS3_3_10

1
95mA
P24 C2426
VCCSUS3_3_6 SCD1U10V2KX-L1-GP

2
1
AA19
VCCASW1 C2425
VCCIO34 T26 1D05V_VTT
AA21 SCD1U10V2KX-L1-GP

2
VCCASW2
1mA
AA24 M26 +5VA_PCH_VCC5REFSUS
VCCASW3 V5REF_SUS 3D3V_S0
AA26 D2402
VCCASW4

Clock and Miscellaneous


DCPSUS4 AN23 CH751H-40PT-GP

2
1D05V_VTT 903mA AA27 83.R0304.A8F
VCCASW5
VCCSUS3_3_1 AN24 3D3V_S5 2nd = 83.R0304.D8F
AA29 5V_S0
VCCASW6

C2403
SC10U6D3V3MX-L-GP

C2404
SC10U6D3V3MX-L-GP

C2406
SC1U6D3V2KX-L-1-GP

C2407
SC1U6D3V2KX-L-1-GP

C2408
SC1U6D3V2KX-L-1-GP
AA31

1
VCCASW7
1

1
1mA
DY AC26 P34 +5VS_PCH_VCC5REF 1 2
VCCASW8 V5REF R2407
2

2
DY AC27 10R2J-2-GP
VCCASW9

1
N20 3D3V_S5 C2427
VCCSUS3_3_2 SC1U10V2KX-1GP
AC29

PCI/GPIO/LPC
VCCASW10
N22

2
VCCSUS3_3_3
AC31 VCCASW11

1
P20 C2428
VCCSUS3_3_4 SC1U6D3V2KX-L-1-GP
AD29 VCCASW12
P22

2
C VCCSUS3_3_5 C
1D05V_VTT
SA_20121005 AD31 VCCASW13
L2402 W21 AA16 3D3V_S0
IND-10UH-218-GP VCCASW14 VCC3_3_1
80mA
1 2 +1.05VS_VCCA_A_DPL W23 W16
VCCASW15 VCC3_3_8
68.10050.10Y
1

1
2nd = 68.10090.10B W24 T34 C2430 C2431
C2409 VCCASW16 VCC3_3_4 SCD1U10V2KX-L1-GP SCD1U10V2KX-L1-GP
SC1U6D3V2KX-L-1-GP W26
2

2
VCCASW17
W29 3D3V_S0
L2403 VCCASW18
80mA IND-10UH-218-GP W31
VCCASW19 VCC3_3_2
AJ2
1 2 +1.05VS_VCCA_B_DPL

1
68.10050.10Y W33 C2429
VCCASW20
1

2nd = 68.10090.10B AF13 SCD1U10V2KX-L1-GP


C2410 VCCIO5

2
SC1U6D3V2KX-L-1-GP +VCCRTCEXT N16
2

DCPRTC 1D05V_VTT
AH13
VCCIO12
1

C2411 1D5V_S0 Y49 AH14


SCD1U10V2KX-L1-GP VCCVRM4 VCCIO13
2

1
C2432
AF14 SC1U6D3V2KX-L-1-GP
+1.05VS_VCCA_A_DPL VCCIO6
BD47

2
VCCADPLLA

SATA
AK1
+1.05VS_VCCA_B_DPL VCCAPLLSATA
BF47
VCCADPLLB
C2412 AF11 1D5V_S0
VCCVRM1
1D05V_VTT AF17
1D05V_VTT VCCIO7
1 2 AF33
VCCDIFFCLKN1
55mA AF34
VCCDIFFCLKN2 VCCIO2
AC16
SC1U6D3V2KX-L-1-GP AG34
VCCDIFFCLKN3 1D05V_VTT
AC17
VCCIO3
1

B 1D5V_S0 B
C2414 1D05V_VTT C2413 AG33 AD17
SC1U6D3V2KX-L-1-GP VCCSSC VCCIO4
1 2
2

1
C2435
C2421
SCD1U10V2KX-L1-GP

C2422
SCD1U10V2KX-L1-GP

SC1U6D3V2KX-L-1-GP 2 1 +VCCSST V16 SC1U6D3V2KX-L-1-GP


DCPSST
1

1D05V_VTT

2
C2415
SCD1U10V2KX-L1-GP T17 T21
2

DCPSUS1 VCCASW22
V19
DCPSUS2
MISC

1D05V_VTT V21
VCCASW23
1mA
CPU

BJ8
V_PROC_IO
C2417
SC4D7U6D3V3KX-L-GP

C2418
SCD1U10V2KX-L1-GP

C2419
SCD1U10V2KX-L1-GP

T19
VCCASW21
1

DY +3VS_+1.5VS_HDA_IO
2

HDA

A22 P32 10mA


RTC

RTC_AUX_S5 VCCRTC VCCSUSHDA

1
C2433
6uA PANTHER-GP-NF 2 SCD1U10V2KX-L1-GP

71.PANTH.00U
1

C2420
SC1U16V3KX-5GP
2

SA_201210117-1
Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
A +3VS_+1.5VS_HDA_IO application without get Wistron permission A

UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
1 R2409 2 3D3V_S5
0R0603-PAD Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER2)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 24 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PCH
PCH1I 9 OF 10

AY4 VSS159 VSS259 H46


AY42 VSS160 VSS260 K18
AY46 VSS161 VSS261 K26
AY8 VSS162 VSS262 K39
B11 VSS163 VSS263 K46
B15 VSS164 VSS264 K7
B19 VSS165 VSS265 L18
B23 VSS166 VSS266 L2
D B27 VSS167 VSS267 L20 D
PCH1H 8 OF 10 B31 L26
VSS168 VSS268
H5 VSS0 B35 VSS169 VSS269 L28
B39 VSS170 VSS270 L36
AA17 VSS1 VSS80 AK38 B7 VSS171 VSS271 L48
AA2 VSS2 VSS81 AK4 F45 VSS172 VSS272 M12
AA3 VSS3 VSS82 AK42 BB12 VSS173 VSS273 P16
AA33 VSS4 VSS83 AK46 BB16 VSS174 VSS274 M18
AA34 VSS5 VSS84 AK8 BB20 VSS175 VSS275 M22
AB11 VSS6 VSS85 AL16 BB22 VSS176 VSS276 M24
AB14 VSS7 VSS86 AL17 BB24 VSS177 VSS277 M30
AB39 VSS8 VSS87 AL19 BB28 VSS178 VSS278 M32
AB4 VSS9 VSS88 AL2 BB30 VSS179 VSS279 M34
AB43 VSS10 VSS89 AL21 BB38 VSS180 VSS280 M38
AB5 VSS11 VSS90 AL23 BB4 VSS181 VSS281 M4
AB7 VSS12 VSS91 AL26 BB46 VSS182 VSS282 M42
AC19 VSS13 VSS92 AL27 BC14 VSS183 VSS283 M46
AC2 VSS14 VSS93 AL31 BC18 VSS184 VSS284 M8
AC21 VSS15 VSS94 AL33 BC2 VSS185 VSS285 N18
AC24 VSS16 VSS95 AL34 BC22 VSS186 VSS286 P30
AC33 VSS17 VSS96 AL48 BC26 VSS187 VSS287 N47
AC34 VSS18 VSS97 AM11 BC32 VSS188 VSS288 P11
AC48 VSS19 VSS98 AM14 BC34 VSS189 VSS289 P18
AD10 VSS20 VSS99 AM36 BC36 VSS190 VSS290 T33
AD11 VSS21 VSS100 AM39 BC40 VSS191 VSS291 P40
AD12 VSS22 VSS101 AM43 BC42 VSS192 VSS292 P43
AD13 VSS23 VSS102 AM45 BC48 VSS193 VSS293 P47
AD19 VSS24 VSS103 AM46 BD46 VSS194 VSS294 P7
AD24 VSS25 VSS104 AM7 BD5 VSS195 VSS295 R2
C AD26 AN2 BE22 R48 C
VSS26 VSS105 VSS196 VSS296
AD27 VSS27 VSS106 AN29 BE26 VSS197 VSS297 T12
AD33 VSS28 VSS107 AN3 BE40 VSS198 VSS298 T31
AD34 VSS29 VSS108 AN31 BF10 VSS199 VSS299 T37
AD36 VSS30 VSS109 AP12 BF12 VSS200 VSS300 T4
AD37 VSS31 VSS110 AP19 BF16 VSS201 VSS301 W34
AD38 VSS32 VSS111 AP28 BF20 VSS202 VSS302 T46
AD39 VSS33 VSS112 AP30 BF22 VSS203 VSS303 T47
AD4 VSS34 VSS113 AP32 BF24 VSS204 VSS304 T8
AD40 VSS35 VSS114 AP38 BF26 VSS205 VSS305 V11
AD42 VSS36 VSS115 AP4 BF28 VSS206 VSS306 V17
AD43 VSS37 VSS116 AP42 BD3 VSS207 VSS307 V26
AD45 VSS38 VSS117 AP46 BF30 VSS208 VSS308 V27
AD46 VSS39 VSS118 AP8 BF38 VSS209 VSS309 V29
AD8 VSS40 VSS119 AR2 BF40 VSS210 VSS310 V31
AE2 VSS41 VSS120 AR48 BF8 VSS211 VSS311 V36
AE3 VSS42 VSS121 AT11 BG17 VSS212 VSS312 V39
AF10 VSS43 VSS122 AT13 BG21 VSS213 VSS313 V43
AF12 VSS44 VSS123 AT18 BG33 VSS214 VSS314 V7
AD14 VSS45 VSS124 AT22 BG44 VSS215 VSS315 W17
AD16 VSS46 VSS125 AT26 BG8 VSS216 VSS316 W19
AF16 VSS47 VSS126 AT28 BH11 VSS217 VSS317 W2
AF19 VSS48 VSS127 AT30 BH15 VSS218 VSS318 W27
AF24 VSS49 VSS128 AT32 BH17 VSS219 VSS319 W48
AF26 VSS50 VSS129 AT34 BH19 VSS220 VSS320 Y12
AF27 VSS51 VSS130 AT39 H10 VSS221 VSS321 Y38
AF29 VSS52 VSS131 AT42 BH27 VSS222 VSS322 Y4
AF31 VSS53 VSS132 AT46 BH31 VSS223 VSS323 Y42
AF38 VSS54 VSS133 AT7 BH33 VSS224 VSS324 Y46
B B
AF4 VSS55 VSS134 AU24 BH35 VSS225 VSS325 Y8
AF42 VSS56 VSS135 AU30 BH39 VSS226 VSS328 BG29
AF46 VSS57 VSS136 AV16 BH43 VSS227 VSS329 N24
AF5 VSS58 VSS137 AV20 BH7 VSS228 VSS330 AJ3
AF7 VSS59 VSS138 AV24 D3 VSS229 VSS331 AD47
AF8 VSS60 VSS139 AV30 D12 VSS230 VSS333 B43
AG19 VSS61 VSS140 AV38 D16 VSS231 VSS334 BE10
AG2 VSS62 VSS141 AV4 D18 VSS232 VSS335 BG41
AG31 VSS63 VSS142 AV43 D22 VSS233 VSS337 G14
AG48 VSS64 VSS143 AV8 D24 VSS234 VSS338 H16
AH11 VSS65 VSS144 AW14 D26 VSS235 VSS340 T36
AH3 VSS66 VSS145 AW18 D30 VSS236 VSS342 BG22
AH36 VSS67 VSS146 AW2 D32 VSS237 VSS343 BG24
AH39 VSS68 VSS147 AW22 D34 VSS238 VSS344 C22
AH40 VSS69 VSS148 AW26 D38 VSS239 VSS345 AP13
AH42 VSS70 VSS149 AW28 D42 VSS240 VSS346 M14
AH46 VSS71 VSS150 AW32 D8 VSS241 VSS347 AP3
AH7 VSS72 VSS151 AW34 E18 VSS242 VSS348 AP1
AJ19 VSS73 VSS152 AW36 E26 VSS243 VSS349 BE16
AJ21 VSS74 VSS153 AW40 G18 VSS244 VSS350 BC16
AJ24 VSS75 VSS154 AW48 G20 VSS245 VSS351 BG28
AJ33 VSS76 VSS155 AV11 G26 VSS246 VSS352 BJ28
AJ34 VSS77 VSS156 AY12 G28 VSS247
AK12 VSS78 VSS157 AY22 G36 VSS248
Wistron Confidential document, Anyone can not
AK3 VSS79 VSS158 AY28 G48 VSS249 Duplicate, Modify, Forward or any other purpose
H12
PANTHER-GP-NF H18
VSS250 application without get Wistron permission
VSS251
H22 VSS252
A H24 UMA C A
71.PANTH.00U H26
VSS253
VSS254
H30 VSS255
H32
H34
VSS256
VSS257
Wistron Corporation
F3 21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
VSS258 Taipei Hsien 221, Taiwan, R.O.C.

Title
PANTHER-GP-NF
PCH (VSS)
Size Document Number Rev
71.PANTH.00U A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 25 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock(colay)
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 26 of 103
5 4 3 2 1
SSID = KBC 5 4 3 2 1
3D3V_S0

C2710
SCD1U10V2KX-L1-GP

C2711
SC2D2U10V3KX-L-GP
2

1
DY 3D3V_AUX_KBC
3D3V_AUX_KBC

2
EC_VSBY 1 R2705 2
0R0402-PAD
RTC_AUX_S5
C2702
SC2D2U10V3KX-L-GP

C2703
SCD1U10V2KX-L1-GP

C2704
SCD1U10V2KX-L1-GP

C2705
SCD1U10V2KX-L1-GP

C2706
SCD1U10V2KX-L1-GP

C2707
SCD1U10V2KX-L1-GP

C2708
SC2D2U10V3KX-L-GP

C2709
SCD1U10V2KX-L1-GP
EC_VBKUP 1 R2706 2
1

2
EC_VSBY 0R0402-PAD
DY DY DY DY
EC_VBKUP
2

1
D D

115

102

114
19
46
76
88

75
4
U2701A 1 0F 2
U2701B 2 0F 2

AVCC

VDD

VSBY

VBKUP
VCC1
VCC2
VCC3
VCC4
VCC5
KCOL[0..17] 69,97
28 FAN_TACH1 31 53 KCOL0
GPIO56/TA1 KBSOUT0/GPOB0/JENK# KCOL1
65 WLAN_WAKE# 63 GPIO14/TB1 KBSOUT1/GPIOB1/TCK 52
104 7 PLT_RST# 5,18,31,36,65,71,77,83,97 19,29,36,37,47 PM_SLP_S3# 64 51 KCOL2
VREF LRESET#/GPIOF7 GPIO1/TB2 KBSOUT2/GPIOB2/TMS KCOL3
LCLK/GPIOF5 2 CLK_PCI_KBC 18 KBSOUT3/GPIOB3/TDI 50
40 AD_IA 97 3 LPC_FRAME# 21,71,77 68 CHARGE_LED 32 49 KCOL4
PCB_VER_AD GPIO90/AD0 LFRAME#/GPIOF6 LPC_AD3 GPIO15/A_PWM KBSOUT4/GPOB4/JEN0# KCOL5
98 GPIO91/AD1 LAD3/GPIOF4 1 29 KBC_BEEP 118 GPIO21/B_PWM KBSOUT5/GPIOB5/TDO 48
ADT_TYPE LPC_AD2 KCOL6
AD_IA

99 GPIO92/AD2 LAD2/GPIOF3 128 LPC_AD[0..3] 21,71,77 SB_20121105-1 85,86,93 EC_FB_CLAMP 62 GPIO13/C_PWM KBSOUT6/GPIOB6/RDY# 47
69 KB_BL_DET 100 127 LPC_AD1 SC_20130204_AFR 56 HDD_PWR_EN 65 43 KCOL7
GPIO93/AD3 LAD1/GPIOF2 LPC_AD0 GPIO32/D_PWM KBSOUT7/GPIOB7 KCOL8
21 RTCRST_ON 108 GPIO5/AD4 LAD0/GPIOF1 126 68 STDBY_LED 22 GPIO45/E_PWM KBSOUT8/GPIOC0 42
MODEL_ID 96 125 INT_SERIRQ 21,77 28,97 FAN1_PWM 81 41 KCOL9
TPAD14-OP-GP TP2703 USB_CHARGER_EN GPIO4/AD5 SERIRQ/GPIOF0 GPIO66/G_PWM KBSOUT9/GPOC1/SDP_VIS# KCOL10
1 95 GPIO3/AD6 GPIO11/CLKRUN# 8 PM_CLKRUN# 19,77 69 KB_BL_PWM 66 GPIO33/H_PWM KBSOUT10&P80_CLK/GPIOC2 40
37,42,48 ALL_POWER_OK 94 9 L_BKLT_EN 17 68 PWRLED 16 39 KCOL11
GPIO7/AD7 GPIO65/SMI# GPIO40/F_PWM KBSOUT11&P80_DAT/GPIOC3
2

SA_20121019 29 ECSCI#_KBC 38 KCOL12


C2701 ECSCI#/GPIO54 EC_FB_CLAMP_TGL_REQ# KBSOUT12/GPIO64 KCOL13
31 LAN_PWR_EN 101 GPIO94/DA0 GPIO10/LPCPD# 124 EC_FB_CLAMP_TGL_REQ# 86 KBSOUT13/GPIO63 37
SCD1U10V2KX-L1-GP 65 WLAN_PERST# 105 121 H_A20GATE 22 21 ME_UNLOCK 23 36 KCOL14
1

5V_CHARGER_EN GPIO95/DA1 GPIO85/GA20 GPIO46/CIRRXM/TRIST# KBSOUT14/GPIO62 KCOL15


DY TPAD14-OP-GP TP2704
1 106 GPIO96/DA2 KBRST#/GPIO86 122 H_RCIN# 22 SB_20121105-1 65 E51_RxD 113 GPIO87/CIRRXM/SIN_CR KBSOUT15/GPIO61/XOR_OUT 35
DISCRETE# 107 65 E51_TxD 111 34 KCOL16
GPIO97/DA3 GP/I/O83/SOUT_CR/TRIST# GPIO60/KBSOUT16 KCOL17
SA_20121019 GPIO57/KBSOUT17 33

31 LAN_WAKE# 79 27 BLON_OUT 49 19 PCH_SUSCLK_KBC 77 54 KROW0


GPIO02 GPIO52/PSDAT3/RDY# EC_TOUCH_EN GPIO0/EXTCLK KBSIN0/GPIOA0/N2TCK
38 AD_OFF 6 25 1 R2718 20R0402-PAD TOUCH_EN 18,49 -4 29 AMP_MUTE# 30 55 KROW1
GPIO24 GPIO50/PSCLK3/TDO GPIO55/CLKOUT/IOX_DIN_DIO KBSIN1/GPIOA1/N2TMS KROW2
41 3D3V_SRC_EN 109 GPIO30/F_WP# GPIO27/PSDAT2 11 WLAN_PWR_EN# 65 KBSIN2/GPIOA2 56
36,97 S5_ENABLE 14 10 DGPU_PWR_EN#_R 2 R2716 10R0402-PAD DGPU_PWROK 22,92,93 ECRST# 85 57 KROW3
GPIO34/CIRRXL GPIO26/PSCLK2 VCC_POR# KBSIN3/GPIOA3 KROW4
86 DGPU_ALARM 15 GPIO36 GPIO35/PSDAT1 71 TPDATA 69 KBSIN4/GPIOA4 58
39 BAT_IN# 80 72 TPCLK 69 SA_20121003 59 KROW5
GPIO41/F_WP# GPIO37/PSCLK1 KBSIN5/GPIOA5
70 LID_CLOSE# 17 GPIO42/TCK 5,22 H_PECI 1 R2715 2 PECI 13 PECI KBSIN6/GPIOA6 60 KROW6
KROW[0..7] 69,97
19 RSMRST#_KBC 20 43R2J-GP 12 61 KROW7
GPIO43/TMS VTT KBSIN7/GPIOA7
1 R2770 2 AD_OFF 19,46 PM_SLP_S4# 21 70 BAT_SCL 39,40
1KR2J-L2-GP GPIO44/TDI GPIO17/SCL1/N2TCK
86 DGPUHOT 26 GPIO51/N2TCK GPIO22/SDA1/N2TMS 69 BAT_SDA 39,40
ECSWI#_KBC 123 67 1D05V_VTT NPCE885PA0DX-GP
GPIO67N2TMS GPIO73/SCL2 SML1_CLK 20,28,86
65 WIFI_RF_EN 82 GPIO75 GPIO74/SDA2 68 SML1_DATA 20,28,86
65 BLUETOOTH_EN 83 GPIO76 GPIO23/SCL3 119 AP_DET# 65
19 S0_PWR_GOOD 84 GPIO77 GPIO31/SDA3 120 DC_BATFULL 68
24 PROCHOT_EC
GPIO47/SCL4

1
28 C2712
33R2J-L1-GP GPIO53/SDA4 CHG_ON# 40
21,60 SPI_CS0#_R 1 R2701 2 EC_SPI_CS#_C 90 SCD1U10V2KX-L1-GP
33R2J-L1-GP F_CS0#
21,60 SPI_CLK_R 1 R2702 2 EC_SPI_CLK_C 92 PSL

2
0R0402-PAD F_SCK
21,60 SPI_SO_R 1 R2703 2 EC_SPI_DI_C 86 F_SDI&F_SDIO1 PSL_OUT_GPIO71# 74 EC_ENABLE# 1 TP2702 TPAD14-OP-GP
33R2J-L1-GP 1 R2704 2 EC_SPI_DO_C 87 93 KBC_PWRBTN#_R
21,60 SPI_SI_R F_SDIO&F_SDIO0 PSL_IN2_GPI06#
68 WLAN_TEST_LED 91 GPIO81/F_WP# PSL_IN1_GPI70# 73 AC_IN# 40

SA_20121003
19,97 PM_PWRBTN# 117 GPIO20/TA2/IOX_DIN_DIO
19 AC_PRESENT 112 GP/I/O84/IOX_SCLK/XORTR# FAE suggest
62,82 USB_PWR_EN# 110 44 KBC_VCORF
GPO82/IOX_LDSH/TEST# VCORF SML1_CLK PCH_SUSCLK_KBC
C C

1
AGND
GND1
GND2
GND3
GND4
GND5
GND6

C2736
SC20P50V2JN-1GP
C2713

1
SC1U10V3KX-L1-GP SML1_DATA
R2727

2
NPCE885PA0DX-GP 100KR2F-L3-GP
18
45
78
89
116
5

103

2
-2 20130508-1

2
2

1
71.00885.A0G
D2701
AZ5125-02S-R7G-GP
75.05125.07D
2ND = 75.005V0.A7D

3
3D3V_S0

PSL Function
RN2708
1 4 EC_TOUCH_EN
2 3 FAN_TACH1 -2_20130508_AFR 3D3V_AUX_S5 3D3V_AUX_KBC 3D3V_AUX_S5
SRN10KJ-L-GP 3D3V_AUX_KBC
R2772

2
1 2
1

R2713
3D3V_AUX_KBC R2714 ECRST# 1 R2758 2 ECSWI#_KBC 330KR2J-L-GP 0R2J-L-GP
20 EC_SWI#
10KR2J-L-GP 0R2J-L-GP
R2783 DY

1
1

RN2709 29,68,97 KBC_PWRBTN# 2 R2757 1 KBC_PWRBTN#_R


E
2

1 2 CHG_ON# PURE_HW_SHUTDOWN#_R 1 4 PURE_HW_SHUTDOWN# C2715 22 EC_SCI# 1 R2759 2 ECSCI#_KBC

1
2 3 ECRST#_B B SC1U6D3V2KX-L-1-GP 0R0402-PAD 470R2J-2-GP C2717
28,36 PURE_HW_SHUTDOWN#
2

100KR2J-4-GP DY G2701 DY SC220P50V2KX-3GP


SRN10KJ-L-GP Q2701 GAP-OPEN
C

2
MMBT3906-4-GP
84.T3906.A11 EC_SPI_DI_C 1 R2774 2 BLUETOOTH_EN

2
SC_20130205 2nd = 84.03906.F11 10KR2J-L-GP
1

3D3V_AUX_KBC R2773 DY
RN2701
SRN4K7J-8-GP 100KR2J-4-GP
2 3 BAT_SCL
1 4 BAT_SDA PROCHOT_EC G
2

D H_PROCHOT#_EC 1 R2733 2 H_PROCHOT# 5,40,42 AC_IN# KBC_PWRBTN# EC_ENABLE#


1

0R0402-PAD
S
2 R2775 1 BAT_IN# R2732
100KR2J-4-GP 100KR2J-4-GP Q2702
2N7002K-2-GP
2

RN2705 84.2N702.J31
B 1
2
4
3
ECRST#
S5_ENABLE
2ND = 84.2N702.031
B
SRN10KJ-L-GP

IOAC
3D3V_SRC 3D3V_AUX_KBC

PCB VERSION A/D(PIN98) PULL-LOW RESISTOR PULL-HIGH RESISTOR VOLTAGE


3D3V_IOAC
1

SA 100.0K 10.0K 3.0V


R2777 R2780 3D3V_AUX_KBC
10KR2J-L-GP 10KR2J-L-GP SB 100.0K 20.0K 2.75V -2 20130506-1
1

R2781 -1 100.0K 33.0K 2.48V 3D3V_SRC


2

1
10KR2J-L-GP

R2707
100KR2F-L3-GP
WLAN_PWR_EN# 3D3V_SRC_EN -2 100.0K 47.0K 2.24V ADT_TYPE A/D(PIN99) PULL-LOW RESISTOR PULL-HIGH RESISTOR VOLTAGE R2709
1

65W 10KR2J-L-GP
2

AP_DET# -3 100.0K 64.9K 2.0V R2776 65W N/A 100.0K 3.3V UMA
47KR2F-GP

2
1

-4 100.0K 76.8K 1.87V 90W 100.0K N/A 0V ADT_TYPE


VDD33 3D3V_IOAC R2782
2

10KR2J-L-GP -4M 100.0K 100K 1.65V 30W 10.0K 100.0K 0.3V DISCRETE#
DY PCB_VER_AD

1
100.0K 143.0K 1.358V 40W 20.0K 100.0K 0.55V
2
1

R2708
100KR2F-L3-GP
R2710
R2778 R2779 100.0K 174.0K 1.204V 120W 33.0K 100.0K 0.82V DY 10KR2J-L-GP
10KR2J-L-GP 10KR2J-L-GP R2726 Muxless
100.0K 215.0K 1.047V 100KR2F-L3-GP Reserved 47.0K 100.0K 1.06V

2
2

Reserved 64.9K 100.0K 1.3V


LAN_WAKE# WLAN_WAKE#

3D3V_SRC

1
R2711

10KR2F-L1-GP

2
MODEL_ID

1
A R2712
100KR2F-L3-GP A

2
Wistron Confidential document, Anyone can not
SA_20121003 Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

KBC NPCE885
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 27 of 103
5 4 3 2 1

SSID = Thermal 3D3V_S0

Thermal sensor NCT 7718W

1
2
RN2801
Q2803
SRN2K2J-5-GP 2N7002KDW -GP

84.2N702.A3F 5V_S0
*Layout* 15 mil

4
3
D 2nd = 75.00601.07C D
3D3V_S0
NCT_CLK 1 6 SML1_CLK 20,27,86

1
C2809
SC4D7U10V3KX-GP

C2808
SCD1U10V2KX-L1-GP
1
2 5 D2802

1
CH551H-30PT-GP

2
C2802 3 4 83.R5003.C8F

2
SCD1U10V2KX-L1-GP 2ND = 83.R5003.H8H

1
3rd = 83.5R003.08F
NCT_DATA

SML1_DATA 20,27,86
Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing. 1 R2802 2
0R2J-L-GP DY

Q2801 1 R2803 2

6
PMBS3904-1-GP 0R2J-L-GP DY
84.03904.L06 0R0402-PAD
27,97 FAN1_PW M 1 2 FAN1_PW M_R 4 FAN1
P2800_DXP 3D3V_S0 R2806 3 ETY-CON4-33-GP
U2801 97 FAN_TACH1_C FAN_TACH1_C 2
1

C 20.F1579.004 C
3

R2808 C2806 C2807 1 8 NCT_CLK 5V_S0 1


VDD SCL
SC2K2P50V2KX-L-GP

DY NTC-100K-8-GP 1 SC470P50V3JN-2GP 2 7 NCT_DATA 2ND = 20.F1637.004


2

D+ SDA ALERT#
DY 3 D- ALERT# 6
THERM_SYS_SHDN# 4 5
2

5
P2800_DXN T_CRIT# GND

27 FAN_TACH1 1 2 FAN_TACH1_C
2.System Sensor, Put on palm rest NCT7718W -GP
1.H/W T8 Shutdown
D2801
CH551H-30PT-GP
83.R5003.C8F
2ND = 83.R5003.H8H
3rd = 83.5R003.08F

3D3V_S0

1
R2813 3D3V_S0
18K7R2D-GP
R5

1
2
B R2809 B
ALERT# 2KR2F-3-GP
R7

2
S THERM_SYS_SHDN#

27,36 PURE_HW _SHUTDOW N# D

1
G DY 1 R2810 2 3D3V_S0

1
C2811
SCD1U10V2KX-L1-GP
R2812 0R2J-L-GP
10KR2J-L-GP DY Q2802 IMVP_PW RGD_R 1 2 IMVP_PW RGD 36,42
DY 2N7002K-2-GP R2811

2
84.2N702.J31 0R0402-PAD

2
2ND = 84.2N702.031

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
SB T8=85 degree
UMA C

A A
Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thermal NCT7718
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 28 of 103
5 4 3 2 1
5 4 3 2 1

5V_S0 5VA_S0
R2902
HDA_CODEC_BITCLK_R EC2903 1 2 1 2 R2903
SCD1U10V2KX-L1-GP 0R0603-PAD 1 0R5J-5-GP
2
AUDIO_DVDD AUD_3VD_R
DY G2901 U2902

1
C2901 1 2 C2906

1
SC22P50V2JN-4GP

SC1U10V3KX-L1-GP
C2902 C2903 C2904 C2905
EN DY NC#5
19,27,36,37,47 PM_SLP_S3# 1 5

SC10U6D3V3MX-L-GP

SCD1U10V2KX-L1-GP

SC10U6D3V3MX-L-GP

SCD1U10V2KX-L1-GP
GAP-CLOSE 2

2
GND
5V_S0 3 4

2
G2902 VIN VOUT

1
1 2

1
C2907 G9090-475T12U-GP C2908

SC10U10V5KX-L1-GP
SC1U10V2KX-1GP
GAP-CLOSE 74.09090.F3F

2
2
AUD_AGND
D D
AUD_AGND
5V_S0 Close to Pin1 Close to Pin9 AUD_AGND close to codec IC
AUD_AGND
R2904
1 2 PVDD2
0R0805-PAD R2905 C2911
C2910 1 33R2J-L1-GP
2 AC97_DATIN 3D3V_S0 SC1U6D3V2KX-L-1-GP RN2901
21 HDA_SDIN0
1

1
C2909 AUDIO_PC_BEEP 1 2 AUDIO_BEEP 4 1 KBC_BEEP 27
SCD1U10V2KX-L1-GP

SC4D7U10V3KX-GP
1 R2906 2 3 2 HDA_SPKR 21
C2912 0R0402-PAD
2

1
SA_20121017-1 SC10U6D3V3MX-L-GP SRN47K-2-GP-U
1 2 LDO3_CAP R2907

1
C2913 4K7R2J-L-GP

SCD1U10V2KX-L1-GP
2

2
Vendor Rq
21 HDA_CODEC_BITCLK 1 R2908 2 HDA_CODEC_BITCLK_R
0R0402-PAD

Close to Pin46 -1_20130315_EMI HDA_CODEC_SYNC

HDA_CODEC_RST# 21
21

R2910
COMBO_MIC 1 22K1R2F-L-GP
2 COMBO_MIC_R_1 1 R2911 2 COMBO_MIC_JD#
AUDIO_PC_BEEP 0R0402-PAD
21 HDA_CODEC_SDOUT

1
5V_S0 C2914

AUD_3VD_R

SC10U6D3V3MX-L-GP
R2912
R2901 3D3V_S0 1 2 AUDIO_DVDD

2
1 2 PVDD1 0R0805-PAD
0R0805-PAD
C2918
1

C2917 AUD_AGND
1
SCD1U10V2KX-L1-GP

SC4D7U10V3KX-GP

C2919
SCD1U10V2KX-L1-GP
2

C C
U2901 SA_20121003

10
11
12
2

1
2
3
4
5
6
7
8
9
SA_20121017-1 ALC3225-CG-GP

SDATA-OUT
GPIO0/DMIC-DATA
GPIO1/DMIC-CLK
DVSS

BCLK
LDO3-CAP

RESETB
PCBEEP
DVDD

SDATA-IN

SYNC
DVDD-IO
MIC2V
DIGITAL Spilt by DGND

2
49 R2913
COMBO_MIC_JD# GND ALC282_SENSE_A
Close to Pin41 48
SPDIF-OUT/GPIO2 SENSE_A
13 1 39K2R2F-L-GP
2 AUD_HP1_JD# 58,97
R2914
PD# 47 14 2K2R2J-2-GP
PVDD2 PDB SENSE_B IDREF
46
PVDD2 JDREF
15 1 R2915 2 AUD_AGND
45 16 20KR2F-L3-GP
58,97 AUD_SPK1_R+

1
1D5V_S0 AVDD2 SPK-OUT-R+ MONO-OUT MIC2-L_PORT-B C2920
58,97 AUD_SPK1_R- 44 17 1 2 SC2D2U10V3KX-L-GP R2916
SPK-OUT-R- MIC2-L_PORT-F-L MIC2-R_PORT-B C2921
58,97 AUD_SPK1_L- 43 18 1 2 SC2D2U10V3KX-L-GP COMBO_MIC_R 2 1KR2J-L2-GP
1 COMBO_MIC 58,97
AVDD2 SPK-OUT-L- MIC2-R_PORT-F-R
58,97 AUD_SPK1_L+ 42 19
SPK-OUT-L+ MIC1-L_PORT-B-L
2 R2917 1 PVDD1 41 20 R2919
PVDD1 MIC1-R_PORT-B-R

1
0R0402-PAD 1 R2918 0R0402-PAD
2 AVDD2_R 40 21 10KR2J-L-GP
3D3V_S0 C2922 1 AVDD2 LINE1-R_PORT-C-R
2 SC10U6D3V3MX-L-GP LDO2_CAP 39 22 2 1 LDO1_CAP EC2902 R2920
LDO2-CAP LINE1-L_PORT-C-L
HPOUT-R_PORT-I-R

LIN2-R_PORT-C C2923 1 R2921 TVL-0402-01-AB1-1-GP 22K1R2F-L-GP


HPOUT-L_PORT-I-L

38 23 2
R2922 AVSS2 LINE2-R_PORT-E-R C2924 1
AUD_CBP 37 24 LIN2-L_PORT-C 2SC1U6D3V2KX-L-1-GP INT_MIC_L 2 1KR2J-L2-GP
1 INT_MIC_L_R 49,97 75.40201.070
CBP LINE2-L_PORT-E-L
MIC1-VREFO-R
MIC1-VREFO-L

2 1 SC1U6D3V2KX-L-1-GP 2nd = 83.00402.DA0

2
MIC2-VREFO

0R2J-L-GP

2
LDO1-CAP
DY AUD_AGND
CPVDD

CPVEE

AVDD1
AVSS1
VREF

AUD_AGND
ANALOG
CBN

AUD_SPK1_R+

1
AUD_SPK1_R-
71.03225.003 C2925
DY -SB 20121114-2
36
35
34
33
32
31
30
29
28
27
26
25

SC5600P25V2KX-1GP

2
5VA_S0
3D3V_S0
MIC2V

LDO1_CAP
AUD_CBN

HP_OUT_R_AUD
HP_OUT_L_AUD
CPVEE
2

-2 20130508-1 AVDD2_R C2926 AUD_AGND


SC2D2U10V3KX-L-GP

D2901 AUD_AGND
AZ5125-02S-R7G-GP D2904
2

B C2930 83.00056.Q11 BAW56-5-GP B


75.05125.07D
2

1
C2929 C2932 2nd = 75.00056.07D 2 HDA_CODEC_RST# 21
SC10U6D3V3MX-L-GP

SCD1U10V2KX-L1-GP

2ND = 75.005V0.A7D SC4D7U10V3KX-GP SA_20121017-1


1

C2927 C2931 C2928 3 DY


1

2
SCD1U10V2KX-L1-GP

SC10U6D3V3MX-L-GP

SCD1U10V2KX-L1-GP
3

1 AMP_MUTE# 27
2

-SB 20121114-2
AUD_AGND Close to Pin26 D2903 83.00056.Q11
BAW56-5-GP 2nd = 75.00056.07D
AUD_AGND 2 KBC_PWRBTN# 27,68,97
VREF
PD# 3
AUD_SPK1_L+
1

2
Close to Pin40 C2936 C2933 C2934 1 PM_SLP_S3# 19,27,36,37,47
SCD1U10V2KX-L1-GP

SC10U6D3V3MX-L-GP
AUD_SPK1_L- C2935 SC2D2U10V3KX-L-GP
SC2D2U10V3KX-L-GP
2

1 2 1
2

-2 20130508-1
D2902
AZ5125-02S-R7G-GP 58,97 AUD_HP1_JACK_R2 1 R2923 2 51R2J-2-GP AUD_AGND
1 R2924 2 51R2J-2-GP
75.05125.07D 58,97 AUD_HP1_JACK_L2

2ND = 75.005V0.A7D Vendor Rq to 51R


Close to Pin28
3

-SB 20121114-2 -2 20130508-1


D2905
AZ5125-02S-R7G-GP
75.05125.07D
2ND = 75.005V0.A7D Wistron Confidential document, Anyone can not Duplicate, Modify,
A A
Forward or any other purpose application without get Wistron
3

permission
UMA C
-SB 20121114-2

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Codec_ALC3225
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 29 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 30 of 103
5 4 3 2 1
5 4 3 2 1

SY6288CAAC-GP

27 LAN_PWR_EN 4 3
EN/EN# OC#
2
GND
3D3V_SRC 5 1

1
IN OUT

R3119
10KR2J-L-GP

C3136
SC4D7U6D3V3KX-L-GP
1
LAN_IOAC U3102
LAN_IOAC 74.06288.07F
LAN_IOAC

2
D D

R3105
2 1 EVDD10
3D3V_S5 VDD33 LDO 0R0402-PAD

C3120
SCD1U10V2KX-L-GP

C3127
SC1U6D3V2KX-L-1-GP
1

1
SWR 2 R3120 1
0R2J-L-GP
2 R3101 1 VDD33

2
0R5J-5-GP VDD33 2 R3104 1

C3101
SCD1U10V2KX-L-GP

C3102
SCD1U10V2KX-L-GP

C3103
SCD1U10V2KX-L-GP

C3104
SCD1U10V2KX-L-GP

C3105
SCD1U10V2KX-L-GP

C3106
SCD1U10V2KX-L-GP

C3107
SCD1U10V2KX-L-GP

C3108
SCD1U10V2KX-L-GP

C3109
SC4D7U6D3V3KX-L-GP
Non_LAN_IOAC 0R2J-L-GP

1
DY
ENSWREG 2 R3102 1 L3101

2
DY DY DY 0R2J-L-GP REGOUT 1 2 VDD10
DY DY IND-4D7UH-192-GP

C3113
SC4D7U6D3V3KX-L-GP

C3114
SCD1U10V2KX-L-GP

C3115
SCD1U10V2KX-L-GP

C3116
SCD1U10V2KX-L-GP

C3117
SCD1U10V2KX-L-GP

C3118
SCD1U10V2KX-L-GP

C3119
SCD1U10V2KX-L-GP
DY
ENSWREG 2 R3103 1

1
0R2J-L-GP
DY DY

2
the Caps close to VDD33 pin
CARD_3V3
LDO
Close to VDDREG pin
SWR
C3110
SCD1U10V2KX-L-GP

C3111
SC4D7U6D3V3KX-L-GP
1

10M/100M/1G_LED#
LAN_ACT_LED#
2

DY RSET

VDD33/18
SD_CD#
VDD33
VDD33

VDD10

VDD33

VDD10
XTAL2
XTAL1
R3117 C3125 2 1 SC12P50V2JN-3GP

RSET
2K49R2F-GP X3101

2
XTAL1 1 4

2
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
C C
U3101 R3106
1MR2J-L3-GP 2 3

AVDD33
AVDD33

AVDD10
CKXTAL2
CKXTAL1
AVDD33
XD_CD#
MS_D0/XD_D1
MS_D4/XD_D0
SD_CD#/MS_D5/XD_ALE
VDD33/18
DVDD10
LED0
GPO
LED1
RSET
65
GND DY

1
XTAL2 C3126 2 1 SC15P50V2JN-L-GP
XTAL-25MHZ-181-GP

82.30020.G71
1 48 REGOUT
59 MDI0+ MDIP0 REGOUT VDD33
2 47
59 MDI0- VDD10 MDIN0 VDDREG VDD33 2nd = 82.30020.G61
3
AVDD10 VDDREG
46 -SB 20121113-2
4 45 ENSWREG
59 MDI1+ MDIP1 ENSWREG_H SDA
5 44
59 MDI1- MDIN1 SDA
6 43
59 MDI2+ MDIP2 LED3
7 42
59 MDI2- VDD10 MDIN2 SCL/LED_CR VDD10
8 41
AVDD10 DVDD10 LAN_WAKE#_R VDD33 3D3V_S0
9 40
59 MDI3+ MDIP3 LANWAKE# VDD33
10 39
59 MDI3- VDD33 MDIN3 DVDD33 ISOLATEB
11 38

2
VDD33 AVDD33 ISOLATE# PLT_RST#
12 37
CARD_3V3 DVDD33 PERST# PCIE_CLK_LAN_REQ# R3107
13 36
CARD_3V3 CLKREQ# SD_WP 1KR2J-L2-GP
14 35

1
SD_D7/XD_RDY SD_WP/MS_D1/XD_WP#

SD_CMD/MS_D6/XD_D3
SD_D1/MS_CLK/XD_D6

SD_CLK/MS_D3/XD_D4
15 34
SD_D6/MS_INS#/XD_RE# MS_BS/XD_CLE

SD_D0/MS_D7/XD_D5

SD_D3/MS_D2/XD_D2
16 33 VDD33/18 R3109 R3110

1
SD_D5/XD_CE# VDD33/18 10KR2J-L-GP 1K54R2F-GP ISOLATEB

C3123
SCD1U10V2KX-L-GP

C3124
SCD1U10V2KX-L-GP

C3134
SC4D7U6D3V3KX-L-GP

C3135
SC4D7U6D3V3KX-L-GP
DY DY

SD_D4/XD_WE#

1
SD_D2/XD_D7

2
R3108

REFCLK_N
REFCLK_P
10M/100M/1G_LED# 15K4R2F-GP

2
EVDD10
DY DY DY

HSON
HSOP
SDA

HSIN
HSIP
GND

GND

2
RTL8411AAR-CG-GP

17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
71.08411.B03

PCIE_CLK_LAN#
PCIE_CLK_LAN

PCIE_RXN3_C
PCIE_RXP3_C
B
close to pin33 and pin53 B

EVDD10
SP10
SP5
SP6
SP7
SP8
SP9

C3121
SCD1U10V2KX-L-GP

C3122
SCD1U10V2KX-L-GP
1
1
2
2
close the Pin 18~pin 23

PCIE_RXN3
PCIE_RXP3
PCIE_TXN3
PCIE_TXP3
-2:EMI SP5 2 ER3111 1 SP5 SP6 SP7 SP8 SP9 SP10
SD_DATA1 74,97
22R2J-2-GP

EC3128
SC5P50V2CN-2GP

EC3129
SC5P50V2CN-2GP

EC3130
SC5P50V2CN-2GP

EC3131
SC5P50V2CN-2GP

EC3132
SC5P50V2CN-2GP

EC3133
SC5P50V2CN-2GP
1

1
SP6 2 ER3112 1 SD_DATA0 74,97
22R2J-2-GP DY DY DY DY DY DY

2
SP7 2 ER3113 1 SD_CLK 74,97
33R2J-L1-GP

SP8 2 ER3114 1 SD_CMD 74,97


22R2J-2-GP

SP9 2 ER3115 1 -SB 20121114-2


SD_DATA3 74,97
22R2J-2-GP PCIE_CLK_LAN_REQ# PCIE_TXP3
PCIE_CLK_LAN_REQ# 20 PCIE_TXP3 20 modify name
SP10 2 ER3116 1 -SB 20121114-2 PCIE_CLK_LAN PCIE_TXN3
SD_DATA2 74,97 PCIE_CLK_LAN 20 PCIE_TXN3 20
22R2J-2-GP
modify name PCIE_CLK_LAN# PCIE_RXP3
PCIE_CLK_LAN# 20 PCIE_RXP3 20
SD_WP
SD_WP 74
PLT_RST# PCIE_RXN3
PLT_RST# 5,18,27,36,65,71,77,83,97 PCIE_RXN3 20
SD_CD# LAN_WAKE#_R 1 R3118 2 LAN_WAKE#
SD_CD# 74 LAN_WAKE# 27
0R0402-PAD
LAN_ACT_LED# LAN_ACT_LED# 59,97
10M/100M/1G_LED#
10M/100M/1G_LED# 59,97
A A
Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN(RTL8411)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 31 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RTS5159 (CARD READER)


Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 32 of 103
5 4 3 2 1
A B C D E

4 4

3
(Blanking) 3

2 2

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

1
Wistron Corporation 1
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 33 of 103
A B C D E
5 4 3 2 1

D D

(Blanking)
C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 34 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Controller


Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 35 of 103
5 4 3 2 1
5 4 3 2 1

Power Sequence

1D05V_VTT 1 R3622 2 H_THERMTRIP# 5,22


1KR2J-L2-GP

E
DY Q3601
D 5,22,97 H_CPUPW RGD 1 R3601 2 H_PW RGD_R B MMBT3904-4-GP D
1KR2J-L2-GP 84.T3904.C11

C3602
SCD1U10V2KX-L1-GP
2ND = 84.03904.P11

C
1
3rd = 84.03904.L06

5,18,27,31,65,71,77,83,97 PLT_RST# 2 R3616 1

2
4K7R2J-L-GP

1
28,42 IMVP_PW RGD 1 R3614 2 SYS_PW ROK 19 R3632
0R0402-PAD 2K2R2J-2-GP

1
C3612

2
1 DY SCD01U50V2KX-L-GP 2

2
19,27,29,37,47 PM_SLP_S3# 3 3 PURE_HW _SHUTDOW N# 27,28
2 41 5V_S5_EN 1 D3601
D3603 BAS16-6-GP
BAS16-6-GP 83.00016.K11

1
83.00016.K11 2ND = 83.00016.F11

R3602
200KR2J-L1-GP
2ND = 83.00016.F11
DY
R3603
2 1 S5_ENABLE 27,97

2
2KR2F-3-GP

C C

ANNIE Run Power 1D35V_SYS_OUT 1D35V_S0

5V_SYS_OUT_2 5V_S0
PG3613
SA_20121019 3V_SYS_OUT 3D3V_S0 1 2
5V_S5 PG3601
3D3V_SRC 1 2 GAP-CLOSE-PW R
U3601 PG3614
3V_SYS_OUT PG3611 GAP-CLOSE-PW R 1 2
GND 15 1 2
1 14 PG3602 GAP-CLOSE-PW R
VIN1#1 VOUT1#14 GAP-CLOSE-PW R PG3615
2 VIN1#2 VOUT1#13 13 1 2
1 R3633 2 VTT_PW R_2 3 12 VTT_CT_3.3V 1 2
19,27,29,37,47 PM_SLP_S3# ON1 CT1 5V_SYS_OUT_2
0R0402-PAD 4 11 PG3612 GAP-CLOSE-PW R
VBIAS GND VTT_CT_5VC_2 GAP-CLOSE-PW R
5 ON2 CT2 10 1 2
6 9 C3614 PG3603 PG3616
VIN2#6 VOUT2#9

SCD1U10V2KX-L1-GP
7 8 GAP-CLOSE-PW R 1 2 1 2
VIN2#7 VOUT2#8

2
1

C3604 C3605 GAP-CLOSE-PW R GAP-CLOSE-PW R


SC1KP50V2KX-L-1-GP

SC1KP50V2KX-L-1-GP

TPS22966DPUR-GP DY DY PG3617

1
PG3604 1 2
2

74.22966.093 1 2
1

C3633 C3632 C3610 GAP-CLOSE-PW R


SC1U10V2KX-1GP

SC1U10V2KX-1GP

SCD1U10V2KX-L1-GP
GAP-CLOSE-PW R

2
2

C3615

SCD1U10V2KX-L1-GP
1

2
B B

1
1D35V_S3
1D35V_SYS_OUT
5V_S5 U3603

GND 9
1 VIN#1 VOUT#8 8
2 VIN#2 VOUT#7 7
19,27,29,37,47 PM_SLP_S3# 1 R3635 2 VTT_PW R_4 3 ON CT 6 VTT_CT_1.35V
0R0402-PAD 4 5
VBIAS GND

1
TPS22965DSGR-GP C3609

SC1KP50V2KX-L-1-GP
DY
74.22965.093

2
3D3V_S5

1 R3608 2 PS_S3CNTRL 37
U3611 100KR2J-4-GP
SY6288CAAC-GP

D
5V_S5_EN 2 R3628 1 3D3V_S5_EN 4 3 3D3V_S5 Wistron Confidential document, Anyone can not
10KR2J-L-GP EN/EN# OC# Q3602
GND 2 Duplicate, Modify, Forward or any other purpose
DY 3D3V_SRC 5 IN DY OUT 1 2N7002K-2-GP application without get Wistron permission
84.2N702.J31
1

A C3617 A
1

C3616 74.06288.07F 2ND = 84.2N702.031


DY UMA C
SC4D7U10V3KX-GP

SCD22U10V2KX-L1-GP
2

DY SA_20121017-1
2

S
Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
3D3V_SRC 3D3V_S5 19,27,29,37,47 PM_SLP_S3# Taipei Hsien 221, Taiwan, R.O.C.

Title
1 R3629 2
0R5J-5-GP Power Plane Enable
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 36 of 103
5 4 3 2 1
5 4 3 2 1

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation

1 R3707 2
DDR_VREF_S3 0R2J-L-GP
DY
S +V_SM_VREF_CNT 9

2
D D DRAMRST_CNTRL_PCH 20 D
R3705
G 100KR2J-4-GP

Q3708

G
1
2N7002K-2-GP
84.2N702.J31
2ND = 84.2N702.031 9 M_VREF_DQ_DIMM0_C S D DDR_W R_VREF01_B4 14
PM_SLP_S3# 19,27,29,36,47
84.03404.C31
Q3709 IVB
DMN3404L-7-GP

R3708
2 1
Close to DIMM 0R2J-L-GP
DY
S3 Power Reduction Circuit SM_DRAMPWROK

0D675V_S0
DRAMRST_CNTRL_PCH 20

1
R3703

G
22R2J-2-GP

S D DDR_W R_VREF01_D1 15

2
9 M_VREF_DQ_DIMM1_C
SA_20121024-3 84.03404.C31

PS_S3CNTRL_D
C Q3710 IVB C
DMN3404L-7-GP

R3714
R3710
2 1
45,48 1D05VTT_PW RGD 2 1 0D675V_EN 46 0R2J-L-GP
DY

D
0R0402-PAD
Q3701
2N7002K-2-GP
84.2N702.J31
2ND = 84.2N702.031

S
Close to CPU
36 PS_S3CNTRL S3 Power Reduction Circuit SM_DRAMPWROK
1D35V_S3

1
R3706
1KR2J-L2-GP
Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK

2
1 R3709 2
B 0R2J-L-GP B
3D3V_S5 1D35V_S3 DY S3 Power Reduction Circuit
3D3V_S5 1D35V_S0 SM_DRAMRST#
1

5 SM_DRAMRST# S
R3713 R3721
1

200R2F-L-GP DY 200R2F-L-GP D SM_DRAMRST#_D 1 R3718 2 DDR3_DRAMRST# 14,15


R3702 0R0402-PAD

1
200R2F-L-GP G
2

19 PM_DRAM_PW RGD 1 5 C3702


IN B VCC SC100P50V2JN-L-GP
Q3703
2

2
27,42,48 ALL_POW ER_OK 1 R3701 2 0D75V_EN_1 2 2N7002K-2-GP DY
0R0402-PAD IN A R3719 84.2N702.J31
1

3 4 VDDPW RGOOD_R 1 2 VDDPW RGOOD 5 2ND = 84.2N702.031


C3701 GND OUT Y 130R2F-1-GP
DY
SCD1U10V2KX-L1-GP U3701
2

74VHC1G09DFT2G-GP DRAMRST_CNTRL_PCH 20
2

73.01G09.AAH
2nd = 73.01G09.0AB R3720 2 1DRAMRST_CNTRL_PCH
DY 0R2J-L-GP C3703 Wistron Confidential document, Anyone can not
SCD047U16V2KX-1-GP Duplicate, Modify, Forward or any other purpose
1

application without get Wistron permission

A A
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ADAPTER
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 37 of 103
5 4 3 2 1
5 4 3 2 1

D D

Adaptor in to generate DCBATOUT AD_JK


DCIN1
9
1

K
3

1
4 PC3818 PD3801 PC3819

SCD1U50V3KX-L-GP
5 P6SBMJ27APT-GP SC1U50V5ZY-1-GP-U
6 83.P6SBM.DAG

2
7 2nd = 83.P6SMB.JAG

A
8 3rd = 83.P6SMB.CAG
10

C ACES-CON8-12-GP-U1 C
20.F0818.008
2ND = 20.F2348.008

AD_JK AD+

PU3802
1 S D 8
2 S D 7
3 S D 6
PWR_AD+_2 4 G D 5

P1403EV8-GP

2
B 84.P1403.B37 B

PR3807
200KR2F-L-GP
PC3805 2nd = 84.03005.037

1
SC1U50V5ZY-1-GP-U

SA_20121022-1
1

2
R2
E
3 PWR_ADJK_EN B R1
1 R1 C
27 AD_OFF
2

1
R2
PQ3801 PQ3802 PR3808 Wistron Confidential document, Anyone can not
LTC024EUB-FS8-GP PDTA124EU-1-GP 100KR2J-4-GP Duplicate, Modify, Forward or any other purpose
84.00024.A1K 84.00124.K1K application without get Wistron permission
2ND = 84.00124.H1K 2nd = 84.00024.01K
2
3rd = 84.05124.011 3rd = 84.05124.A11
UMA C

Wistron Corporation
A 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, A
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 38 of 103
5 4 3 2 1
5 4 3 2 1

BATTERY CONNECTOR

D D

BT+

BATTERY CONNECTOR

1
PC3907

SCD1U50V3KX-L-GP
PC3908

SC2K2P50V2KX-L-GP
97 BAT_IN#_1

2
97 BAT_SCL_1

97 BAT_SDA_1
BAT2
97 BAT_G
9
1
PN3901
SRN33J-7-GP-U BT+ 2
1 8 BAT_G 3
2 7 BAT_IN#_1 4
27 BAT_IN#
3 6 BAT_SCL_1 5
27,40 BAT_SCL
C 4 5 BAT_SDA_1 6 C
27,40 BAT_SDA
7
8
10

K
PD3901
MMPZ5232BPT-GP-U ALP-CON8-17-GP-U

2
83.5R603.D3F
2ND = 83.5R603.K3F PR3902
3rd = 83.5R603.Q3F 0R0402-PAD 20.81775.008

1
1

1
D3902 D3901
TVL-0402-01-CB1-GP TVL-0402-01-CB1-GP
83.00402.DA0 83.00402.DA0
B B

2
SC_20130205_AFR Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 39 of 103
5 4 3 2 1
5 4 3 2 1

AD+_TO_SYS DCBATOUT
SSID = Charger PU4001
PR4004
BT+

AD+ 8 D S 1 PU4002
7 D S 2 1 2 1 S D 8

1
6 D S 3 2 S D 7
5 D G 4 PR4021 D01R3721F-GP-U AD+ 3 S D 6
100KR2F-L3-GP 4 G D 5
P1403EV8-GP
A8( ANNIE/ASTRO)

K
1
PR4023 84.P1403.B37 P1403EV8-GP

1
PR4014,PR4016 10KR2F-L1-GP
2nd = 84.03005.037 AD+_G_2
PG4002
84.P1403.B37
2nd = 84.03005.037 SA:change the ESD

1
PR4022 PG4001 GAP-CLOSE-PWR-3-GP
GAP-CLOSE-PWR-3-GP PD4002

A
1
AD+ total power R1 R2 SA_20121022-1 10KR2F-L1-GP PR4009 PR4011 SA_20121022-1 P6SBMJ27APT-GP

DC_IN_D
1 DY 2 83.P6SBM.DAG
D 0R2J-L-GP 470KR2J-L1-GP D
2nd = 83.P6SMB.JAG

2
65w 12.4K 100K PC4003 3rd = 83.P6SMB.CAG
PQ4001

AD+_G_1
1 2

2
3 4
80w 41.2k 100K SCD1U25V2KX-L-GP
PWR_CHG_ACOK 2 5
modify schematic DCBATOUT
90w 60.4k 100K 2nd = 75.00601.07C 1 6

1
Wayler , 2013-0315
AD+ PC4002 PC4004
2N7002KDW-GP
120w 118k 100K SCD1U50V3KX-L-GP SCD1U50V3KX-L-GP

2
84.2N702.A3F

PWR_CHG_ACN
PWR_CHG_ACP
PC4005 PC4025 PC4006

SC4D7U25V5KX-L2-GP

SC4D7U25V5KX-L2-GP
1 2 PWR_CHG_VCC PWR_CHG_REGN

SCD1U25V2KX-L-GP
1

1
PR4015 10R5J-GP PC4001

5
6
7
8
PR4006 SCD47U25V3KX-1GP CHG_AGND CHG_AGND PU4004

2
D
D
D
D
316KR2F-GP PR4008 PD4003 PC4009
modify schematic

2
1 2PWR_CHG_BTST_R
K A 1 2SIS412DN-T1-GE3-GP 84.00412.037 DY
Wayler , 2013-0315 CHG_AGND 0R3J-L1-GP 2nd = 84.08067.A37
2

SCD047U25V2KX-GP
PU4003 CH520S-30PT-GP SC1U16V3KX-2GP 3nd = 84.07410.A37

PC4017
83.R0203.08F

ACN
ACP

1
PWR_CHG_REGN

G
S
S
S
PWR_CHG_IOUT 20 2nd = 83.1R003.I8F

1
PR4031 VCC
SA_20121022-1

4
3
2
1
PR4007
MAG. 7*7*3

2
R1 12K4R2F-GP 10KR2F-L1-GP PWR_CHG_ACDET6 17 PWR_CHG_BTST
ACDET BTST
1

PR4007 change to 12K4 DCR: 37~40mOhm


1

PR4010
Idc : 5.5 A , Isat : 10A

2
49K9R2F-L-GP PC4010 Wayler , 2012-0112STOP_CHG
REGN
16
SCD01U50V2KX-L-GP PL4001
Charger Current=1.4~3.6A
2

1
PR4002 3 IND-4D7UH-173-GP
2

PR4001 CMPOUT PWR_CHG_HIDRV


HIDRV
18 68.4R71C.10K BT+
R2 100KR2F-L3-GP 3D3MR2J-GP 1 2 2nd = 68.4R710.20D
4
DY PR4017
C CMPIN PWR_CHG_PHASE PC4013 BT+_R C
19 1 2 1 2
2

2
CHG_AGND PWR_CHG_CMPIN PHASE SC3300P50V2KX-1GP

GAP-CLOSE-PWR-3-GP
D01R3721F-GP-U

GAP-CLOSE-PWR-3-GP
PWR_CHG_BAT_SCL 9 15 PWR_CHG_LODRV

2
SCL LODRV

PG4003
CHG_AGND ER4001

PG4004
5
6
7
8
PWR_CHG_BAT_SDA 8 2D2R3F-L-GP
SDA

D
D
D
D
3D3V_AUX_S5 PR4025 PU4005
74.24727.A73

1
10R2F-L-GP SIS412DN-T1-GE3-GP

2
13 PWR_CHG_SRP 1 2 84.00412.037 BT+R_C PC4020 PC4021 PC4022 PC4023
SRP
1

SCD1U50V3KX-L-GP
PWR_CHG_ILIM 10 2nd = 84.08067.A37

1
PR4020 ILIM PWR_CHG_SRN EC4001
SRN
12 1 2 DY 3nd = 84.07410.A37

1
SCD1U25V2KX-L-GP

SC10U25V5KX-GP

SC10U25V5KX-GP

SC10U25V5KX-GP
G
S
S
S
100KR2F-L3-GP PR4024 SC680P50V2KX-2GP

2
PC4019
PWR_CHG_AD_OFF 11 7D5R2F-GP

4
3
2
1

2
NC#11
2

2
CHG_AGND
1 PR4005 5
ACOK# IOUT
7 PWR_CHG_IOUT 1 2 AD_IA 27
DY 10KR2F-L1-GP PR4013 PWR_CHG_CSOP_1

GND

GND
0R0402-PAD
G PWR_CHG_REGN
CHG_ON# 27

8K45R2F-2-GP
BQ24727RGRR-1-GP

PR4028
2

21

14
1

SC220P50V2JN-3GP
D PR4026

1
PC4011
-3_20130606-1
S DY 100KR2J-4-GP PC4016
2 1 SCD1U25V2KX-L-GP Delete PG4005

2
1

1
PQ4007
2

2N7002K-2-GP BATT_SENSE_G Wayler , 2011-0116


84.2N702.J31 CHG_AGND PG4013
DY

2
2ND = 84.2N702.031 GAP-CLOSE-PWR-3-GP
3D3V_AUX_S5

1
CHG_AGND
PC4012
B 3D3V_AUX_S5 B
SCD1U25V2KX-L-GP

2
1

PR4032 PR4033
CHG_AGND
10KR2F-L1-GP DY DY10KR2F-L1-GP 3D3V_AUX_S5
1

CHG_AGND
PR4029
2

1
2 1 PWR_CHG_BAT_SCL 100KR2J-4-GP
27,39 BAT_SCL
PG4008 GAP-CLOSE-PWR-3-GP PR4030
100KR2J-4-GP
2

2 1 PWR_CHG_BAT_SDA
27,39 BAT_SDA
PG4010 GAP-CLOSE-PWR-3-GP
2

PWR_CHG_ACOK
27 AC_IN#

AC_IN# 5,27,42 H_PROCHOT#


G

D
G STOP_CHG
S
D
PQ4006
2N7002K-2-GP S
84.2N702.J31
2ND = 84.2N702.031 PQ4008
2N7002K-2-GP
84.2N702.J31
2ND = 84.2N702.031 Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
A application without get Wistron permission A

UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CHARGER BQ24727
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 40 of 103
5 4 3 2 1
A B C D E

DCBATOUT
3D3V_SRC 3D3V_PWR

K
PG4109 SA_20121019
1 2 PD4105
DCBATOUT PWR_3D3V_DCBATOUT Vz=3.9V MMPZ5228BPT-GP
GAP-CLOSE-PWR 83.3R903.B3F
PG4110 2nd = 83.3R903.E3F 5V_PWR 5V_S5

1DCBATOUT_PD1A
1 2 PG4101 PG4115
1 2 DCBATOUT PWR_5V_DCBATOUT 1 2
GAP-CLOSE-PWR
PG4111 GAP-CLOSE-PWR PG4105 GAP-CLOSE-PWR
1 2 PG4102 PWR_5V3D3V__EN0 1 2 PG4116
1 2 DCBATOUT 1 2
GAP-CLOSE-PWR GAP-CLOSE-PWR
PG4112 GAP-CLOSE-PWR PG4106 GAP-CLOSE-PWR

1
1 2 PG4103 PR4128 1 2 PG4117
1 2 PR4125 PU4106 40K2R2F-GP 1 2
GAP-CLOSE-PWR 100KR2F-L3-GP 4 3 GAP-CLOSE-PWR
PG4113 GAP-CLOSE-PWR PG4107 GAP-CLOSE-PWR

2
4 1 2 PG4104 5 2 PWR_5V3D3V__EN0_G2 1 2 PG4118 4

2
1 2 1 2
GAP-CLOSE-PWR PWR_5V3D3V__EN0_G5 6 1 GAP-CLOSE-PWR

1
PG4114 GAP-CLOSE-PWR PG4108 GAP-CLOSE-PWR

1
1 2 2N7002KDW-GP PR4127 1 2 PG4119
PR4129 69K8R2F-GP
GAP-CLOSE-PWR 750KR2F-GP
84.2N702.A3F GAP-CLOSE-PWR
1 2
2nd = 75.00601.07C
SB_20121105-1 GAP-CLOSE-PWR

2
PG4120
PR4128 change to 40k2

2
Change to 84.2N702.A3F SB_20121105-1 1 2
PR4127 change to 69k8
GAP-CLOSE-PWR
DCBATOUT Wayler.2012-0131
PWR_3D3V_DCBATOUT
PU4103 change to cost down version PWR_5V_DCBATOUT

1
PC4112 PC4110
SC4D7U25V5KX-L2-GP

SC4D7U25V5KX-L2-GP

DY PC4113
1

PC4129 SCD01U50V2KX-L-GP PC4111 PC4114 PC4116


D

2
SCD1U25V3KX-L-GP

SC4D7U25V5KX-L2-GP

SC4D7U25V5KX-L2-GP

SCD1U25V3KX-L-GP
Iomax=6A
8
7
6
5

5
6
7
8

1
PU4103 DPU4104
2

D
D
D
D
D
D
D
D
PU4101 RT8223MZQW-GP-U OCP>9A

16
SIS412DN-T1-GE3-GP 74.08223.B73 SIS412DN-T1-GE3-GP

2
84.00412.037 84.00412.037
2nd = 84.08067.A37 2nd = 84.08067.A37

VIN
3nd = 84.07410.A37 3nd = 84.07410.A37

G
S
S
S
PC4115 PR4105 PR4106 PC4118
S
S
S
G

PL4101 S G SCD1U25V3KX-L-GP 2D2R3F-L-GP 2D2R3F-L-GP SCD1U25V3KX-L-GP G S PL4102


1
2
3
4

4
3
2
1
IND-2D2UH-122-GP 1 2PWR_3D3V_BOOT1
1 2PWR_3D3V_BOOT2 9 22 PWR_5V_BOOT1 1 2PWR_5V_BOOT1_1 1 2 IND-2D2UH-122-GP
BOOT2 BOOT1
68.2R21B.10J 68.2R21B.10J
3D3V_PWR 2nd = 68.2R210.20B PWR_3D3V_UGATE2 10 21 PWR_5V_UGATE1 2nd = 68.2R210.20B 5V_PWR
UGATE2 UGATE1
3rd = 68.2R210.20Y 3rd = 68.2R210.20Y
2 1 PWR_3D3V_PHASE2 11 20 PWR_5V_PHASE1 1 2
PHASE2 PHASE1
PC4119 PT4101 PWR_3D3V_LGATE2 PWR_5V_LGATE1
D
D 12 19
1

LGATE2 LGATE1
SCD1U50V3KX-L-GP

8
7
6
5

5
6
7
8
D
D
D
D
D
D
D
D

PG4121 PU4102 PWR_3D3V_VOUT2 7 24 PWR_5V_VOUT1 PU4105 PG4124 PC4120


2

1
VOUT2 VOUT1
GAP-CLOSE-PWR-3-GP

GAP-CLOSE-PWR-3-GP

SCD1U50V3KX-L-GP
84.00412.037 SIS412DN-T1-GE3-GP SIS412DN-T1-GE3-GP
2nd = 84.08067.A37 PWR_3D3V_FB2 5 2 PWR_5V_FB1 84.00412.037 PT4102
3
Iomax=5A SE220U6D3VM-30-GP 3nd = 84.07410.A37
FB2 FB1
2nd = 84.08067.A37 SE220U6D3VM-30-GP 3

2
3D3V_S5
OCP>7.5A 3nd = 84.07410.A37 77.52271.09L
2

2
G
S
S
S
2 PWR_5V3D3V__EN0 13
DY 2ND = 77.52271.07L
S
S
S
G

1 23
PR4109
820KR2F-GP EN PGOOD
77.52271.09L G S 3rd = 77.52271.12L
1
2
3
4

4
3
2
1
1
2ND = 77.52271.07L PWR_3D3V_ENTRIP2 6 PWR_5V_ENTRIP1 PR4110
S G PWR_5V3D3V_VREF ENTRIP2 ENTRIP1
1
3rd = 77.52271.12L
3 15 100KR2J-4-GP
REF PGND
SA_20121029-1 DY SA_20121029-1
1

PWR_5V3D3V_TONSEL 4 25

2
TONSEL GND
SCD22U10V2KX-L1-GP
PC4122

SB_20121105-1 3V_5V_POK 19
2

PWR_5V3D3V_SKIPSEL 14 18 PWR_5V3D3V_ENC SA_20121105-1


SKIPSEL ENC

VREG3

VREG5
PR4111 7.32K changee to 6.8K
1

PR4112 DY

17
PR4111 5V_AUX_S5
6K8R2F-2-GP 0R2J-L-GP 3D3V_AUX_S5 3D3V_AUX_S5
1PWR_5V3D3V_VREG3

1PWR_5V3D3V_VREG5
R1 PG4122 PG4123
1 2 1 2
R1
2

1 2

1
PWR_3D3V_FB2_R 1 PR4120 2 PR4114
PC4124 GAP-CLOSE-PWR GAP-CLOSE-PWR 0R0402-PAD

1
SC18P50V2JN-1-GP 0R2J-L-GP PR4115
DY DY 33KR2F-2-GP
2

1 2
PC4125 PWR_5V_FB1_R
1

SC4D7U6D3V3KX-L-GP

2
PR4116 PC4126 PC4128 DY
SC4D7U10V3KX-GP

R2 10KR2F-L1-GP
Vout = 2 * ( 1 + R1/R2 ) SC18P50V2JN-1-GP

2
2

= 2 * ( 1 + 6.8K / 10K) SA_20121017-1 R2 Modify Description


2

1
Close to VFB Pin (pin5) = 3.36V PR4119
21K5R2F-GP
Modify Description Vout = 2 * ( 1 + R1/R2 )

2
= 2 * ( 1 +33K / 21K)
PWR_5V3D3V_VREF 2 PR4118 1 Close to VFB Pin (pin2)
0R2J-L-GP = 5.14V
2 2

3D3V_AUX_S5 2 PR4121 1
0R2J-L-GP
TONSEL CH1 CH2
GND 200kHz 250kHz
PR4124 VREF 300kHz 375kHz
2 1 PWR_5V_EN
3D3V_AUX_S5
10KR2J-L-GP VREG3 or VREG5 400kHz 500kHz
DY
5V OCP setting
SA_20121003
SKIPSEL VREG3 or VREG5 VREF(2V) GND
PWR_5V_ENTRIP1_R

1 PR4107 2 PWR_5V_ENTRIP1
84K5R2F-GP
Operating OOA Auto Skip Auto Skip
84.2N702.A3F PWM only
2nd = 75.00601.07C Mode
1

PC4127
SC18P50V2JN-1-GP
DY
2

PQ4101

3D3V OCP setting SA_20121019 4 3

1 PR4122 2 PWR_5V_EN 5 2 PWR_3D3V_EN 2 PR4123 1


36 5V_S5_EN 3D3V_SRC_EN 27
10KR2J-L-GP 10KR2J-L-GP
PWR_3D3V_ENTRIP2 1 PR4108 2 PWR_3D3V_ENTRIP2_R 6 1 DY
88K7R2F-GP
1

2N7002KDW-GP PC4108
PC4109 SCD33U6D3V2KX-1-GP
SC18P50V2JN-1-GP DY
2

DY

1 5V_S5_EN PWR_3D3V_EN 1
1 PR4130 2 Wistron Confidential document, Anyone can not
0R2J-L-GP Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

5V/3D3V(RT8223M)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 41 of 103
A B C D E
5 4 3 2 1

SSID = CPU.Regulator

5V_S5 5V_S5

D D

2
PR4209 PR4210
0R0402-PAD 0R0402-PAD

1
PWR_VCORE_VCCP PWR_VCORE_VDD

PR4202 confirm with EE have 75ohm or not

1
PC4202 PC4203

SC1U10V3KX-L1-GP

SC1U10V3KX-L1-GP
SB_20121105-1

2
1D05V_VTT SB_20121105-1
PR4201 1 PWR_VCORE_SDA

22

21
2
130R2F-1-GP PU4201
PR4202 1 2 PWR_VCORE_ALERT#

VCCP

VDD
1

PC4201 75R2F-2-GP SB_20121105-1


SC1U10V3KX-L1-GP

PR4203 1 2 PWR_VCORE_SCLK PR4205 0R0402-PAD


54D9R2F-L1-GP 2 1 PWR_VCORE_VR_ON 2 20
27,37,48 ALL_POWER_OK
2

PR4206 0R0402-PAD VR_ON PWM2


1

2 1 PWR_VCORE_SCLK 3
8 H_CPU_SVIDCLK SCLK
PR4204 PR4207 0R0402-PAD
499R2F-2-GP 2 1 PWR_VCORE_ALERT# 4
8 VR_SVID_ALERT# ALERT#
PR4208 0R0402-PAD 16 PWR_VCORE_BOOT1 43
PWR_VCORE_SDA BOOT1
8 H_CPU_SVIDDAT 2 1 5
2

SDA

5,27,40 H_PROCHOT# 6 19 PWR_VCORE_LGATE1 43


VR_HOT# LGATE1

PR4211 PR4212 18 PWR_VCORE_PHASE1 43


NTCG_RC PWR_VCORE_NTCG PHASE1
2 1 1 2 1
NTCG
3K83R2F-GP 16KR2F-GP PWR_VCORE_NTC 7
PR4213 NTC
17 PWR_VCORE_UGATE1 43
5V_S5 UGATE1
1 2 9
PR4217 0R0402-PAD ISEN1
NTC-470K-8-GP 2 1PWR_VCORE_ISEN2 8
C NTC place near high side MOSFET of AXG Phase1 2nd = 69.60013.141
ISEN2
C
PR4214 PR4215
2 1 NTC_RC 1 2 14
COMP PWR_VCORE_COMP 43
3K83R2F-GP 16K9R2F-GP 10
PR4216 ISUMP
13 PWR_VCORE_FB 43
PWR_VCORE_ISUMN FB
1 2 11
ISUMN
NTC-470K-8-GP 12 PWR_VCORE_RTN 43
NTC Place near high side MOSFET of Phase1 RTN
2nd = 69.60013.141
43 PWR_VCORE_VSUM+
SCD068U16V2KX-GP

SCD1U16V2JX-1-GP

PWR_VCORE_ISUMNG 31
2K61R2F-1-GP
1

ISUMNG
11KR2F-L-GP

Place near choke of Phase1 PR4218 PR4219 PC4204 PC4205 32


ISUMPG
DY 26 PWR_VCORE_BOOTG 44
2

BOOTG
2

15
VSUM_R PGOOD
25 PWR_VCORE_UGATEG 44
1

UGATEG
PR4220 27
NTC-10K-26-GP Setting OCP = 40A PGOODG
24 PWR_VCORE_PHASEG 44
PHASEG

COMPG
2nd = 69.60013.131
2

PR4221

RTNG
23

GND

FBG
LGATEG PWR_VCORE_LGATEG 44
1 2
43 PWR_VCORE_VSUM-
ISL95833HRTZ-GP
modify schematic
SCD1U16V2JX-1-GP

33

28

29

30
1

PC4206 475R2F-L1-GP
Wayler , 2013-0315 PR4222 PC4207
2 1 ISUMN_RC 2 1
DY DY
2

649R2F-GP PWR_VCORE_RTNG 44
SC2200P50V2KX-2GP

modify schematic
Wayler , 2013-0315 PWR_VCORE_FBG 44

B 44 PWR_VCORE_VSUMG+ B
SCD068U16V2KX-GP

SCD1U16V2JX-1-GP
2K61R2F-1-GP
1

1
11KR2F-L-GP

PWR_VCORE_COMPG 44
1

Place near choke of AXG Phase1 PR4223 PR4224 PC4208 PC4209

DY
2

3D3V_S0 3D3V_S0
2

VSUMG_R
1

PR4225
1

1
NTC-10K-26-GP
PR4228

PR4229
Setting OCP = 40A
1K91R2F-1-GP

2nd = 69.60013.131 1K91R2F-1-GP


2

PR4226
1 2
2

44 PWR_VCORE_VSUMG-
SCD1U16V2JX-1-GP
1

PC4210 475R2F-L1-GP
2

PR4227 PC4211
2 1 ISUMNG_RC 2 1 PWR_VCORE_GOODG
DY DY For GFX
649R2F-GP
SC2200P50V2KX-2GP

IMVP_PWRGD 28,36 For VCCCORE

A
Wistron Confidential document, Anyone can not A
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
ISL95833_CPU_CORE(1/3)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 42 of 103

5 4 3 2 1
5 4 3 2 1

PWR_VCCCORE1_DCBATOUT
SA_20121019
SB_20121105-1
BOM control DCBATOUT PWR_VCCCORE1_DCBATOUT

SC10U25V5KX-GP

SC10U25V5KX-GP

SC10U25V5KX-GP

SC10U25V5KX-GP
BOM control

1
PC4302 PC4303 PC4304 PC4305 PG4301
Main source 2nd source 1 2

2
GAP-CLOSE-PWR
84.03664.037 PG4304
PU4301 (FDMS3664S) Mount 1 2
D
PU4301 PU4303
DY GAP-CLOSE-PWR
D
2 2
3 3 PG4307
84.03664.037 DY 1 4 1 4 1 2
PU4302 (FDMS3664S) 10 10
9 9 GAP-CLOSE-PWR
7 7 PG4308
8 6 8 6 1 2
5 5
GAP-CLOSE-PWR
PG4309
FDMS3600-02-RJK0215-COLAY-GP FDMS3600-02-RJK0215-COLAY-GP
1 2

1st = 84.03664.037 1st = 84.03664.037 GAP-CLOSE-PWR


2nd = 84.08107.B37 2nd = 84.08107.B37 PG4310
3rd = 84.00920.037 3rd = 84.00920.037 1 2
GAP-CLOSE-PWR

PR4301 PC4301
2D2R3F-L-GP SCD22U50V3ZY-1GP
1 2 BOOT1_RC 1 2
Pana . 10 x 10 x 4
42 PWR_VCORE_BOOT1
DCR 1.1 mOhm
VCC_CORE
42 PWR_VCORE_UGATE1 Isat : 24A
PL4301
42 PWR_VCORE_PHASE1 1 2
L-D36UH-1-GP
C 68.R3610.20A C
2nd = 68.R3610.20C

1
42 PWR_VCORE_LGATE1 PT4305 PT4304

SE560U2D5VM-3-GP

SE560U2D5VM-3-GP
GAP-CLOSE-PWR-3-GP

GAP-CLOSE-PWR-3-GP

2
PG4319 PG4323

1
2

2
SC_20130206

77.55671.01L 77.55671.01L

-3_20130621 SA_20121019

PWR_VCCCORE1_DCBATOUT DCBATOUT
PR4302
3K65R2F-1-GP
42 PWR_VCORE_VSUM+ 1 2 PWR_VCORE_VSUM+_GAP
PG4311
1 2

PR4303 Parallel GAP-CLOSE-PWR


1R2F-GP PG4312
42 PWR_VCORE_VSUM- 1 2 PWR_VCORE_VSUM-_GAP 1 2

PR4304 GAP-CLOSE-PWR
B 42K2R2F-L-GP PG4313 B
42 PWR_VCORE_COMP
1 2 1 2

GAP-CLOSE-PWR
PG4314
42 PWR_VCORE_FB 1 2
PR4305 PC4306 PC4307 GAP-CLOSE-PWR
499R2F-2-GP SC470P50V-2-GP SC47P50V2JN-3GP PG4315
1 2 FB_RC 1 2 1 2 1 2

GAP-CLOSE-PWR
PR4306 PR4307 PC4308 PG4316
1K91R2F-1-GP 267KR2F-GP SC150P50V2JN-3GP 1 2
1 2 1 2COMP_RC 1 2
GAP-CLOSE-PWR
PG4320
PR4308 PC4309 1 2
modify schematic 2KR2F-3-GP SC680P50V2KX-2GP
Wayler , 2013-0315 1 2COMP_R 1 2 GAP-CLOSE-PWR
PG4321
Setting LL = 2.9m 1 2

GAP-CLOSE-PWR

PC4310 Wistron Confidential document, Anyone can not


SC330P50V2JC-2-GP
Duplicate, Modify, Forward or any other purpose
1
DY2 application without get Wistron permission
VCCSENSE 8
A UMA C A
VSSSENSE 8
PC4311
1 2 Parallel Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
R4301 Taipei Hsien 221, Taiwan, R.O.C.
SCD01U50V2KX-L-GP 0R0402-PAD
2 1 Title
42 PWR_VCORE_RTN
ISL95833_CPU_CORE(2/3)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 43 of 103

5 4 3 2 1
5 4 3 2 1

SB_20121105-1

PWR_GFXCORE1_DCBATOUT
BOM control BOM control

Main source 2nd source

SC10U25V5KX-GP

SC10U25V5KX-GP

SC10U25V5KX-GP

SC10U25V5KX-GP
1

1
D PC4402 PC4403 PC4404 PC4405 D
84.03664.037
PU4401 (FDMS3664S) Mount

2
PU4402 2
3
84.03664.037 DY 1 4
PU4402 (FDMS3664S) 10
9
7
8 6
5

Iccmax=33A
PC4401
PR4309 SCD22U50V3ZY-1GP FDMS3600-02-RJK0215-COLAY-GP IccTDC=22A
2D2R3F-L-GP 1st = 84.03664.037 OCP>40A
1 2 BOOTG_RC 1 2 2nd = 84.08107.B37
42 PWR_VCORE_BOOTG
3rd = 84.00920.037
Pana . 10 x 10 x 4
DCR 1.1 mOhm
VCC_GFXCORE
Isat : 24A
42 PWR_VCORE_UGATEG
PL4401
42 PWR_VCORE_PHASEG 1 2
L-D36UH-1-GP
68.R3610.20A
42 PWR_VCORE_LGATEG 2nd = 68.R3610.20C -3_20130621

1
PT4401 PT4402

SE560U2D5VM-3-GP

SE560U2D5VM-3-GP
2

2
GAP-CLOSE-PWR-3-GP

GAP-CLOSE-PWR-3-GP
C PG4409 PG4410 C

1
2

2
77.55671.01L 77.55671.01L

DCBATOUT
PR4402 DCBATOUT PWR_GFXCORE1_DCBATOUT

SE68U25VM-6-GP
3K65R2F-1-GP PT4403

1
42 PWR_VCORE_VSUMG+ 2 1 PWR_VCORE_VSUMG+_GAP DY PG4401
1 2

2
PR4403 79.68612.3BL
1R2F-GP Parallel GAP-CLOSE-PWR
42 PWR_VCORE_VSUMG- 2 1 PWR_VCORE_VSUMG-_GAP PG4404
1 2

GAP-CLOSE-PWR
PG4405
1 2
SA_20121004
PR4404 GAP-CLOSE-PWR
150KR2F-L-GP PG4406
42 PWR_VCORE_COMPG 1 2 1 2

GAP-CLOSE-PWR
PG4407
B B
42 PWR_VCORE_FBG 1 2

PR4405 PC4406 PC4407 GAP-CLOSE-PWR


499R2F-2-GP SC470P50V-2-GP SC47P50V2JN-3GP PG4408
2 1FBG_RC 1 2 2 1 1 2

GAP-CLOSE-PWR
PG4411
PR4406 PR4407 1 2
2K55R2F-GP 267KR2F-GP PC4408
AXG Loadline PR4064 1 2 2 1COMPG_RC2 1 GAP-CLOSE-PWR

SC150P50V2JN-3GP
modify schematic
GT1 4.6mohm 237ohm Wayler , 2013-0315 PC4409
PR4408 SC330P50V2KX-3GP
1 2COMPG_R 1 2
GT2 3.9mohm 432ohm
2K74R2F-GP
Setting LL = 3.9m

PC4410
SC330P50V2JC-2-GP
1
DY 2
VCC_AXG_SENSE 9

PC4411 VSS_AXG_SENSE 9
Wistron Confidential document, Anyone can not
1 2 Duplicate, Modify, Forward or any other purpose
42 PWR_VCORE_RTNG Parallel application without get Wistron permission
R4401
A SCD01U50V2KX-L-GP 0R0402-PAD A

2 1 UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
ISL95833_CPU_CORE(3/3)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 44 of 103
5 4 3 2 1
5 4 3 2 1

SB_20121105-1
SY8208D for 1D05V 1D05V_VTT 1D05V_PW R 1D05V_VTT
PG4513
SB_20121105-1 1 2

GAP-CLOSE-PW R
PG4514 PG4506
D 1 2 1 2 D
DCBATOUT PW R_DCBATOUT_1D05V
PG4501 GAP-CLOSE-PW R GAP-CLOSE-PW R
1 2 PG4515 PG4507
1 2 1 2
GAP-CLOSE-PW R
PG4502 GAP-CLOSE-PW R GAP-CLOSE-PW R
1 2 PG4516 PG4508
1 2 1 2
GAP-CLOSE-PW R
PG4503 GAP-CLOSE-PW R GAP-CLOSE-PW R
1 2 PG4509
1 2
GAP-CLOSE-PW R
PG4504 GAP-CLOSE-PW R
1 2 PG4518 PG4510
1 2 1 2
GAP-CLOSE-PW R
GAP-CLOSE-PW R GAP-CLOSE-PW R
PG4511
1 2

GAP-CLOSE-PW R
PW R_DCBATOUT_1D05V PG4520 PG4512
1 2 1 2

GAP-CLOSE-PW R GAP-CLOSE-PW R
1

PC4501 PC4502 PC4503

1
SC4D7U25V5KX-L2-GP

SC4D7U25V5KX-L2-GP

C PT4501 C
Del PC4811
SCD01U50V2KX-L-GP

Change to SY8208D SA_20121019 DY 77.52271.09L


2

OCP setting 2ND = 77.52271.07L

2
3rd = 77.52271.12L
High 16A SE220U6D3VM-30-GP
Float 12A
Low 8A PU4501 Iomax = -3 20130621-3
Freq=800KHz
CYNTEC. 5*5*3
6A
OCP >8A
PR4502 PC4504
1KR2F-L-GP PR4503 SCD1U25V3KX-L-GP DCR: 11~12mOhm
2D2R3F-L-GP
2 1 8 6 PW R_1D05V_BOOT 1 2 PW R_1D05V_BOOT_R 1 2 Idc : 8.5 A , Isat : 14A
3D3V_S0 IN BS 1D05V_PW R
PL4501
10 PW R_1D05V_PHASE 1 2
37,48 1D05VTT_PW RGD LX
EA40-HW SB IND-D68UH-36-GP
2 4 PW R_1D05V_VFB
OCP setting 0R2J-L-GP PG FB

1
PR4505 68.R681A.10A

1
PR4504 PR4501 1 2 PW R_1D05V_IMAX 3 7 PW R_1D05V_BYP 1 2 3D3V_S0 2nd = 68.R6810.20J PC4505 PC4507 PC4508 PC4509 PC4510
ILMT BYP

SCD1U50V3KX-L-GP
0R0402-PAD 0R0402-PAD

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP
2

2
1 2 PW R_1D05V_EN 1
46,47 RUNPW ROK

2
EN PC4511
9 5 LDO_P5 DY
GND LDO modify schematic

SC220P50V2JN-3GP
SA_20121019

1
B B
Wayler , 2013-0315
1

PC4506 SY8208DQNC-GP-U
SC1KP50V2KX-L-1-GP

2
1
74.08208.K73 R1
2

Del PT4803 , PT4804


1

1
SB_20121105-1 PR4506
PC4512 PC4513 75KR2F-GP Add PC4811 , PC4812 , PC4813 , PC4814
SC1U6D3V2KX-L-1-GP SC1U6D3V2KX-L-1-GP
2

2
PW R_1D05V_VFB

1
EA40-HW SB EA40-HW SB 100KR2F-L3-GP PR4507
Vo=0.6x(1+R1/R2)
R2 =0.6x(1+75/100)
=1.05

2
modify schematic

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC to DC_1D05V(SY8208D)
Size Document Number Rev
A3
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 45 of 103
5 4 3 2 1
5 4 3 2 1

VDDQ_PWR 1D35V_S3 VDDQ_PWR


SSID = PWR.Plane.Regulator_1p2v0p6v PG4601 PG4602
1 2 1 2

DCBATOUT PWR_DCBATOUT_VDDQ GAP-CLOSE-PWR GAP-CLOSE-PWR


PG4603 PG4604 PG4605
1 2 1 2 1 2

GAP-CLOSE-PWR GAP-CLOSE-PWR GAP-CLOSE-PWR


PG4606 PG4607 PG4608
1 2 1 2 1 2

GAP-CLOSE-PWR GAP-CLOSE-PWR GAP-CLOSE-PWR


PG4609 PG4610 PG4611
1 2 1 2 1 2
D D
GAP-CLOSE-PWR GAP-CLOSE-PWR GAP-CLOSE-PWR
PG4612
1 2

GAP-CLOSE-PWR
RT8207L for VDDQ 1
PG4613
2

GAP-CLOSE-PWR
1
PG4614
2

GAP-CLOSE-PWR
PG4615
1 2
PR4601
5D1R2F-GP GAP-CLOSE-PWR
PWR_VDDQ_VCC5 2 1 5V_S5 PG4616
1 2

1
PC4601 GAP-CLOSE-PWR
OCP setting SC1U10V2KX-1GP PWR_DCBATOUT_VDDQ PG4617
1 2

2
1

1
PC4602 GAP-CLOSE-PWR

SC1KP50V2KX-L-1-GP
1 2 PWR_VDDQ_EN PR4603
19,27 PM_SLP_S4# PR4602 0R0402-PAD 8K87R2F-2-GP PR4604 PC4607

1
1 0R0603-PAD PC4604 PC4605 PC4606

SC4D7U25V5KX-L2-GP

SC4D7U25V5KX-L2-GP

SC4D7U25V5KX-L2-GP
PWR_VDDQ_VDDP 1 2 5V_S5 modify schematic

SCD1U25V3KX-L-GP
PC4603

2
1
SCD1U10V2KX-L1-GP Wayler , 2013-0315
2

DY PC4608
SC1U10V2KX-1GP DY

5
6
7
8
PWR_VDDQ_CS

D
D
D
D
PU4602
3D3V_S5 SIR172DP-T1-GE3-GP
84.00172.037
PU4601 2nd = 84.08065.037

1
PR4605 RT8207MZQW-GP-U

G
S
S
S
74.08207.C73

13

11

12
10KR2F-L1-GP PC4609

4
3
2
1
C SCD1U25V3KX-L-GP C
CYNTEC. 0.68uH 7*7*3 IccMAX = 18.38A

CS

VDDP
VDD
PR4606
Close to pin23 DCR= 5 ~ 5.5 mohm

2
BOOT 18 PWR_VDDQ_BOOT 1 2
2D2R3F-L-GP
PWR_VDDQ_PHASE_L 1 2 IccTDC = 12.86A
45,47 RUNPWROK 10 PGOOD Idc=15.5A, Isat=25A
OCP > 23.89A
PWR_DCBATOUT_VDDQ 1PR4607 2 PWR_VDDQ_TON 9 17 PWR_VDDQ_UGATE
620KR2F-GP TON UGATE
PWR_VDDQ_EN 8 VDDQ_PWR
S5 PL4601
PWR_VTT_EN 7 16 PWR_VDDQ_PHASE 1 2
PG4618 S3 PHASE IND-D68UH-36-GP
1D35V_S3 1 2 PWR_VDDQ_VTTIN 19 68.R681A.10A
VLDOIN
2nd = 68.R6810.20J
1

SC1U16V3KX-5GP
GAP-CLOSE-PWR 15 PWR_VDDQ_LGATE PC4611 PT4602
LGATE

5
6
7
8

1
PG4619 PC4610 SE390U2D5VM-12-GP
DY

D
D
D
D
1 2 SC10U6D3V5MX-L1-GP 77.53971.01L
2

2nd = 79.3971V.6AL

2
GAP-CLOSE-PWR 1 14 PU4603
VTTGND PGND SIRA12DP-T1-GE3-GP
PG4620

G
4 84.SRA12.037

S
S
S
5 PWR_VDDQ_SENSE 1 2 1D35V_S3 2nd = 84.08062.037
VDDQ

3
2
1
PWR_VDDQ_FB GAP-CLOSE-PWR
Close to pin23 DDR_VREF_PWR 20
VTT FB
6

1
2 PR4608
VTTSNS modify schematic

VTTREF
40K2R2F-GP PC4612
Iomax=1A R1
SC18P50V2JN-1-GP Wayler , 2013-0315
GND

GND

2
2
OCP>1.5A
Close to output cap pin1, not
21

1
R2 PR4609 inside of the output cap
PU4901 change to RT8207M 49K9R2F-L-GP
B Vout=0.75 x (1+R1/R2) B
1PWR_VDDQ_VTTREF

=0.75 x ( 1+40/49.9)

2
PR4610
0R0402-PAD =1.35
1 2 DDR_VREF_S3 Vout setting

Close to PIN9
+0.675VS PC4613
SCD033U16V2KX-GP
2

Iomax: 1.2A
PG4621
0D675V_S0 1 2 DDR_VREF_PWR
GAP-CLOSE-PWR
37 0D675V_EN 1 PR4611 2 PWR_VTT_EN
PG4622 0R0402-PAD
1 2
GAP-CLOSE-PWR
1

PC4614 PC4615
SC10U6D3V5MX-L1-GP

SC10U6D3V5MX-L1-GP
2

DY
A A

UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8207(VDDQ_VTT)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 46 of 103
5 4 3 2 1
5 4 3 2 1

SSID = PWR.Plane.Regulator_1p8v
RT9025 for 1D8V_S0
3D3V_S0 5V_S5
D D

Iomax>2.22A

1
PC4701

1
PC4702 OCP>3A

SC10U6D3V5MX-L1-GP
SC1U10V2KX-1GP

2
PG4701
1 2
Vo(cal.)=1.812V 1D8V_LDO 1D8V_S0
GAP-CLOSE-PW R
PU4701 PG4702
1 2
NC#5 5
4 6 DY GAP-CLOSE-PW R
PR4706 VDD VOUT

1
3 VIN ADJ 7
R1
19,27,29,36,37 PM_SLP_S3# 1 2 PW R_1D8V_EN 2 8 PR4704 PC4704 PC4705 PC4706
EN GND

SC100P50V2JN-L-GP

SC10U6D3V5MX-L1-GP

SC10U6D3V5MX-L1-GP
0R0402-PAD 1 9 20K5R2F-GP

2
45,46 RUNPW ROK PGOOD GND

2
SA_201210117-1 RT9025-25ZSP-1-GP
74.09025.D3D PW R_1D8V_ADJ
1

1
PC4707 2nd = 74.09661.07D
SCD1U10V2KX-L1-GP PR4705
2

-3 20130606-1 R2 16K2R2F-GP

2
SA_201210129-1
C C
Vout = 0.8 * ( 1 + R1/R2 )
= 0.8 * ( 1 + 20K / 16K)
= 1.8V

S-1339D15 for 1D5V_S0


modify schematic
Wayler , 2013-0315
Icc_Max:0.167A
TDC: 0.134A
1D5V_S0
OCP:0.217A
PW R_1D5V_PVDD 1D5V_LDO
3D3V_S0 PU4702
PG4710 PG4707
1 2 1 VIN VOUT 5 1 2
2 VSS
B
GAP-CLOSE-PW R 3 4 GAP-CLOSE-PW R B
ON/OFF NC#4

1
PC4711 PC4710

SC10U6D3V3MX-L-GP

SC1U6D3V2KX-L-1-GP
S-1339D15-M5001-GP
1

PC4708 PC4709 74.01339.B3F

2
SC10U6D3V3MX-L-GP

SC1U6D3V2KX-L-1-GP

-2 20130508-1
2

1D5V_PWR_EN PR4708

19,27,29,36,37 PM_SLP_S3# 1 2 PW R_1D5V_S0_EN


0R0402-PAD
1

PC4712
SC22P50V2GN-GP
2

DY Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO_1D8V&1D5V(RT9025)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 47 of 103
5 4 3 2 1
5 4 3 2 1

D D

1011 SA

LDO G978 for VCCSA D85V_PW RGD


1
PR4803
2
10KR2J-L-GP
3D3V_S0

1 2 ALL_POW ER_OK 27,37,42


PR4808 0R0402-PAD
DY
1 2
PR4812 1KR2F-L1-GP
PW R_VCCSA_VID1 1 2 VCCSA_VID1 9
PR4804 0R0402-PAD
PW R_VCCSA_VID0 1 2 VCCSA_VID0 9
PR4805 0R0402-PAD

PW R_VCCSA_EN 1 2
PR4801 0R0402-PAD 1D05VTT_PW RGD 37,45

1
DY PC4810
SC1U6D3V2KX-L-1-GP

2
C C

Design Current =4 A

PU4802

0D85V_PW R PWR_VCCSA_VID0 1 9 5V_S0 0D85V_PW R 0D85V_S0


PW R_VCCSA_VID1 D0 GND PW R_VCCSA_EN
2 D1 VEN/MODE 8
3 7 D85V_PWRGD PG4804
VO#3 POK
4 VO#4 VPP 6 1 2
VIN 5
GAP-CLOSE-PW R

1
1D05V_VTT PC4809 PG4805
G978F11U-GP PG4810 SC1U10V2KX-1GP 1 2
PC4803
SC10U6D3V5KX-L-1-GP

PC4804
SC10U6D3V5KX-L-1-GP

PC4805
SC22U6D3V5MX-L3-GP

PC4806
SCD1U25V3KX-L-GP

PWR_G978_VIN
74.00978.031 1 2

2
1

GAP-CLOSE-PW R
DY DY GAP-CLOSE-PW R PG4806
PG4811 1 2
2

1 2
1

GAP-CLOSE-PW R
PC4808 GAP-CLOSE-PW R PG4807
SC22U6D3V5MX-L3-GP PG4812 1 2
2

1 2
B GAP-CLOSE-PW R B
GAP-CLOSE-PW R PG4808
PG4813 1 2
1 2
GAP-CLOSE-PW R
GAP-CLOSE-PW R PG4809
1 2

GAP-CLOSE-PW R

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VCCSA LDO G978


Size Document Number Rev
A3 -3
Date:
EA40_CX
Thursday, June 20, 2013 Sheet 48 of 103
5 4 3 2 1
SSID = VIDEO
eDP Conn.
3D3V_S0

LVDS1
31
1

1
2
3 DP_TXN1_CPU_C C4901 1 2SCD1U10V2KX-L1-GP F4902 DCBATOUT R4903 R4902
DP_TXN1_CPU 4
4 DP_TXP1_CPU_C C4902 1 2SCD1U10V2KX-L1-GP POLYSW-1D1A24V-GP-U 100KR2J-4-GP 100KR2J-4-GP
DP_TXP1_CPU 4 3D3V_S0 3D3V_CAMERA_S0 DCBATOUT_LCD
5 69.50007.A31 DY DY
6 DP_TXN0_CPU_C C4903 1 2SCD1U10V2KX-L1-GP F4901 2nd = 69.50007.A41

2
DP_TXN0_CPU 4
7 DP_TXP0_CPU_C C4904 1 2SCD1U10V2KX-L1-GP 1 2
DP_TXP0_CPU 4 DP_AUXP_CPU_C
8 2 1

EC4902
SCD1U10V2KX-L1-GP

SC4D7U25V5KX-L2-GP
9 DP_AUXP_CPU_C C4905 1 2SCD1U10V2KX-L1-GP POLYSW-1D1A6V-9-GP DP_AUXN_CPU_C
DP_AUXP_CPU 4

2
C4908

C4909
SC1KP50V2KX-L-1-GP
10 DP_AUXN_CPU_C C4906 1 2SCD1U10V2KX-L1-GP C4907
11
DP_AUXN_CPU 4 69.48001.081 DY SC10U6D3V3MX-L-GP C4910

1
SCD1U50V3KX-L-GP
12 LCDVDD 2ND = 69.50011.081

1
13 R4904 R4905
14 LCD_Self_Test 1 100KR2J-4-GP 100KR2J-4-GP
TP4901
15 DY DY
16 SA_20121022-1

2
17 DP_HPD0_C
18
19 LCDVDD
20
21
22 BLON_OUT_C
23 LCD_BRIGHTNESS 1 R4901 2 33R2J-L1-GP L_BKLT_CTRL 17
24

2
25 DCBATOUT_LCD C4911 C4912

SCD1U10V2KX-L1-GP
26 SC1U6D3V2KX-L-1-GP
27

1
28
29
30
32

STAR-CON30-4-GP 1D05V_VTT
20.K0809.030

2
-3 20130619-1 R4906
1KR2J-L2-GP -2 20130506-1
97 DP_TXN1_CPU_C
BY cable

1
For TestPoint USB_PN1 USB_PP1
DP_HPD# 4
L(pin5 GND):DMIC 97 DP_TXP1_CPU_C

1
EC4901 EC4903
H(pin5:floating):AMIC

D
97 DP_TXN0_CPU_C DY TVL-0402-01-AB1-1-GP DY TVL-0402-01-AB1-1-GP
Q4901 75.40201.070 75.40201.070
97 DP_HPD0_C 97 DP_TXP0_CPU_C 2N7002K-2-GP 2nd = 83.00402.DA0 2nd = 83.00402.DA0
EDP 84.2N702.J31

2
97 BLON_OUT_C 97 DP_AUXP_CPU_C
2ND = 84.2N702.031
97 LCD_BRIGHTNESS

S
97 DP_AUXN_CPU_C
DP_HPD0_C -SA 20121114-2

2
R4907
100KR2J-4-GP
EDP

1
LCDVDD
Layout 40 mil
3D3V_S0

U4901
DY
17 LVDS_VDD_EN 1 5 2 R4908 1 3D3V_S0
EN VIN#5 10KR2J-L-GP
2
GND
3 4
VOUT VIN#4
C4915
SC4D7U6D3V3KX-L-GP

27 BLON_OUT 1 R4909 2 BLON_OUT_C LCD_BRIGHTNESS


2

1
C4914
SC4D7U6D3V3KX-L-GP

1KR2J-L2-GP DBC_EN_C
1

1
R4910
100KR2J-4-GP

C4913
SC56P50V2JN-2GP

RT9724GB-GP
2
R4911
100KR2J-4-GP

74.09724.09F
2

1
2

EC4904
SC33P50V2JN-3GP
C4916 R4912
1

1
SC100P50V2JN-L-GP 10KR2J-L-GP
2

DY DY
1

2
Touch Conn.
INT_MIC_L_R

MCCD1 TOUCH1 5V_S0


1

9 9
-SB 20121114-2 EC4905 1 -2 20130506-1
1 DY VARISTOR-5D5V-19-GP
modify name 2 USB_PN1 18
2 3 USB_PP1 18
3 USB_CAMERA_P 1 ER4913 2 0R0402-PAD 4 TC_G
2

USB_PP3 18
4 USB_CAMERA_N 1 ER4914 2 0R0402-PAD AUD_GND 1 R4925 2 5 33R2J-L1-GP
USB_PN3 18
5 0R0402-PAD 6 TOUCH_EN_R R4918
1 2
3D3V_CAMERA_S0 TOUCH_EN 18,27
6 R4926 7 TOUCH_DET#_R 33R2J-L1-GP
1 2 TOUCH_DET# 22
7 INT_MIC_L_R 1 2 8 R4917
INT_MIC_L_R 29,97
8 AUD_GND 0R2J-L-GP 10
AUD_GND 97
DY AUD_GND 97
10 ETY-CON8-16-GP SA_201210117-1
1

ACES-CON8-13-GP-U1 20.F1261.008 R4916


2ND = 20.F2191.008 0R0603-PAD
AUD_AGND
2

20.F1295.008
2ND = 20.F2120.008

SA_20121015-2 -3_20130606-1

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD Connector
Size Document Number Rev
A2
EA40_CX -3
Date: Wednesday, June 19, 2013 Sheet 49 of 103
5 4 3 2 1

SB 20121106-1
5V_CRT_S0
CRT DDCDATA & DDCCLK level shift 5V_CRT_S0 5V_HDMI
DSUB1

1
9 4 D5001
VCC_CRT NC#4 CH551H-30PT-GP
NC#11 11
83.R5003.C8F
1

C5007 CRT_DDCDATA_CON 12 3D3V_S0 2ND = 83.R5003.H8H


CRT_DDCCLK_CON DDCDATA_ID1
SCD01U16V2KX-L1-GP 15 3rd = 83.5R003.08F

2
DDCCLK_ID3
5
2

CRT_R GND
1 CRT_RED GND 6

2
1
D CRT_G 2 7 D
CRT_GREEN GND

3
4
CRT_B 3 8 RN5002 3D3V_S0
CRT_BLUE GND RN5003
GND 10 SRN2K2J-5-GP
CRT_VSYNC_CON 14 16 SRN10KJ-L-GP
CRT_HSYNC_CON VSYNC GND
13 HSYNC GND 17

3
4

2
1
D-SUB-15-187-GP 4 3 CRT_DDCDATA_CON
17 CRT_DDC_DATA

20.21077.015 5 2

2nd = 20.20492.015 6 1

3rd = 20.20929.015
17 CRT_DDC_CLK
CRT_DDCCLK_CON
Q5001
2N7002KDW -GP
84.2N702.A3F
2nd = 75.00601.07C

L5001
BLM18BB220SN-GP
68.00084.A11
C
17 CRT_RED 1 2 CRT_R C

L5002
BLM18BB220SN-GP
68.00084.A11

17 CRT_GREEN 1 2 CRT_G CRT_DDCDATA_CON


CRT_HSYNC_CON
L5003 CRT_VSYNC_CON

C5008
SC100P50V2JN-L-GP

C5009
SC18P50V2JN-1-GP
BLM18BB220SN-GP CRT_DDCCLK_CON

C5010
SC18P50V2JN-1-GP

C5011
68.00084.A11

SC100P50V2JN-L-GP
17 CRT_BLUE 1 2 CRT_B DY DY DY DY

2
C5001
SC10P50V2JN-L1-GP

C5002
SC10P50V2JN-L1-GP

C5003
SC10P50V2JN-L1-GP

C5004
SC10P50V2JN-L1-GP

C5005
SC10P50V2JN-L1-GP

C5006
SC10P50V2JN-L1-GP
8
7
6
5

1
RN5004
2

2
SRN150F-1-GP
1
2
3
4

SA_20121022-1
Swap pin
B B

5V_S0

5V_S0

U5001B U5001A
TC74VHCT125AFTQK2M-GP TC74VHCT125AFTQK2M-GP
73.74125.F0B 73.74125.F0B
14

14
4

2nd = 73.74125.L13 2nd = 73.74125.L13


5 6 2 3

CRT_HSYNC1_1 1 R5001 2 CRT_HSYNC_CON


7

10R2J-2-GP

CRT_VSYNC1_1 1 R5002 2 CRT_VSYNC_CON


5V_S0 5V_S0 10R2J-2-GP

U5001C U5001D Wistron Confidential document, Anyone can not


TC74VHCT125AFTQK2M-GP TC74VHCT125AFTQK2M-GP
14

10

14

13

Duplicate, Modify, Forward or any other purpose


73.74125.F0B 73.74125.F0B application without get Wistron permission
2nd = 73.74125.L13 2nd = 73.74125.L13
17 CRT_VSYNC 9 8 CRT_VSYNC1_1 17 CRT_HSYNC 12 11 CRT_HSYNC1_1
A UMA C A
7

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 50 of 103
5 4 3 2 1
5 4 3 2 1

SSID = VIDEO HDMI Level Shifter & CONNECTOR HDMI1


22
20

1 HDMI_DATA2_R

2
3 HDMI_DATA2_R#
4 HDMI_DATA1_R
D 5 D
6 HDMI_DATA1_R#
7 HDMI_DATA0_R
8
9 HDMI_DATA0_R#
HDMI_DATA1_R# 10 HDMI_CLK_R
HDMI_DATA1_R 11
HDMI_DATA2_R# 12 HDMI_CLK_R#
HDMI_DATA2_R 13
14 5V_HDMI 5V_S0
15 DDC_CLK_HDMI
HDMI_CLK_R 16 DDC_DATA_HDMI
HDMI_CLK_R# 17 F5101
HDMI_DATA0_R 18 5V_HDMI 2 1
HDMI_DATA0_R# 19
Close to HDMI Connector POLYSW -1D1A6V-9-GP
change = DIS:499 ohm 21
69.48001.081
Fist = UMA Muxless:680 ohm 23

8
7
6
5

5
6
7
8
2ND = 69.50011.081
RN5114 RN5115 SA_20121022-1 SKT-HDMI23-91-GP
SRN499F-GP SRN499F-GP
Swap pin
22.10296.961 SA_20121022-1

1
2
3
4

4
3
2
1
3D3V_S0

HPD_HDMI_CON
SA_20121024-2
-1_20130315A
C HDMI_PLL_GND C

Q5102

D
17 HDMI_CLK_R# MMBT3904-4-GP

C
Q5105 R5111 84.T3904.C11
2N7002K-2-GP 1 2HDMI_HPD_B B 2ND = 84.03904.P11
84.2N702.J31 3rd = 84.03904.L06
150KR2J-L1-GP

E
1
2ND = 84.2N702.031
5V_S0 R5110
17 HDMI_CLK_R HDMI_HPD_E
200KR2J-L1-GP DY 1 R5129 2 HDMI_PCH_DET 17

G
S
0R0402-PAD
17 HDMI_DATA0_R#

1
R5112
10KR2J-L-GP

2
17 HDMI_DATA0_R

17 HDMI_DATA1_R#
D5103
BAW 56-5-GP
83.00056.Q11
2nd = 75.00056.07D
5V_S0_D1 1 5V_S0
B 17 HDMI_DATA1_R B

17 HDMI_DATA2_R# 3

5V_S0_D2 2

4
3
RN5102
Q5106 SRN2K2J-5-GP
17 HDMI_DATA2_R 2N7002KDW -GP 3D3V_S0
84.2N702.A3F
2nd = 75.00601.07C

1
2
4 3 DDC_CLK_HDMI
17 PCH_HDMI_CLK
DDC_DATA_HDMI
5 2

6 1

17 PCH_HDMI_DATA Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Level Shifter/Connector


Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 51 of 103
5 4 3 2 1
5 4 3 2 1

LED BACKLIGHT CONVERTER POWER

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 52 of 103
5 4 3 2 1
5 4 3 2 1

D D

C
(Blanking) C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 53 of 103
5 4 3 2 1
5 4 3 2 1

D D

(Blanking)

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 54 of 103
5 4 3 2 1
5 4 3 2 1

SSID = User.Interface

D
ITP Connector D

H_CPURST# use pull-up Resistor close


ITP connector 500 mil ( max ),
others place near CPU side.

C C

CPU ITP Connector


TCK(PIN 5)
TCK(PIN AC5)
FBO(PIN 11)

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 55 of 103
5 4 3 2 1
SSID = SATA SATA HDD Connector
5V_S0 5V_HDD_S0

R5610
NON-AFRHDD
1 2 HDD1
0R2J-L-GP 22 21
R5611 1 NP1
NON-AFRHDD
1 2
27 HDD_PW R_EN 0R2J-L-GP 2
R5612 3

2
SY6288C4CAC-GP C5605 C5606
NON-AFRHDD
1 2 4

2
5V_S5 5V_HDD_S0

SC10U10V5ZY-1GP

SCD1U10V2KX-L1-GP
AFRHDD 0R2J-L-GP 5
4 5 6

1
R5613 EN/EN# OCB
3 IN#3 OUT#6 6 7
100KR2J-4-GP AFRHDD 2 7 -3 20130619-1 8
IN#2 OUT#7
1 8 9
1
GND OUT#8
10

1
C5611 11
SC1U10V3KX-L1-GP U5602 100 mils 12
AFRHDD 74.06288.C79 13
2 2nd = 74.02001.A79 14
SCD01U16V2KX-L1-GP 1 2 C5601 SATA_TXP0_C 15
21 SATA_TXP0
SCD01U16V2KX-L1-GP 1 2 C5602 SATA_TXN0_C 16
21 SATA_TXN0
17
-3 20130619-1 SCD01U16V2KX-L1-GP 1 2 C5603 SATA_RXN0_C 18
21 SATA_RXN0
SCD01U16V2KX-L1-GP 1 2 C5604 SATA_RXP0_C 19
21 SATA_RXP0
20 NP2
24 23
AC coupling caps near connector<100 mils
FOX-CON20-1-GP-U1

20.F1546.020

2nd = 20.F1473.020
3rd = 20.F2307.020

ODD Connector
SATA Zero Power ODD
5V_S0

SA_20121017-1
High Active 2A

1
ZPO TC5601
SC10U10V5KX-L1-GP U5601
ZPO

2
1 8 ODD_PW R_5V
ODD1 GND OUT#8
2 IN#2 OUT#7 7
R5605 DY R5606 3 6
IN#3 OUT#6
5V_S0 1 0R5J-5-GP
2 P2 +5V MD P4 SATA_ODD_DA#_C 2 1 SATA_ODD_DA# 18 22 SATA_ODD_PW RGT 4 EN/EN# OCB 5

1
ODD ODD_PW R_5V P3 P1 0R2J-L-GP SATA_ODD_PRSNT# 22 SC10U10V5KX-L1-GP
+5V DP TC5605
S1 SY6288CCAC-GP

2
SCD01U16V2KX-L1-GP GND
21 SATA_TXN4 1 2 C5607 SATA_TXN4_C S3 A- GND S4 74.06288.079 SA_20121017-1
SCD01U16V2KX-L1-GP 1 2 C5608 SATA_TXP4_C S2 S7 2nd = 74.02311.A79
21 SATA_TXP4 A+ GND

1
GND P5 DY 3D3V_S0
GND P6 10KR2J-L-GP
SCD01U16V2KX-L1-GP 1 2 C5609 SATA_RX4N_C S5 14
21 SATA_RXN4 B- GND R5608
SCD01U16V2KX-L1-GP 1 2 C5610 SATA_RX4P_C S6 15
21 SATA_RXP4 B+ GND
2

1
10KR2J-L-GP
NP1 NP1
NP2 R5609
NP2
AC coupling caps near connector<100 mils ZPO
SKT-SATA7P-6P-126-GP

2
22.10300.I31 SATA_ODD_DA#_C

ODD_PWRGT#
2nd = 22.10300.H91
3rd = 22.10300.J41

SB_201211102-1
6

4
Wistron Confidential document, Anyone can not
Q5601 Duplicate, Modify, Forward or any other purpose
SA_20121022-1 ZPO 2N7002KDW -GP
3D3V_S0 84.2N702.A3F
application without get Wistron permission
Swap pin 2nd = 75.00601.07C UMA C
1

RN5601
1 4 SATA_ODD_DA#
2 3 SATA_ODD_PW RGT
Wistron Corporation
SRN10KJ-L-GP 21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
SATA_ODD_PW RGT SATA_ODD_DA# Taipei Hsien 221, Taiwan, R.O.C.
22 SATA_ODD_PW RGT SATA_ODD_DA# 18
ZPO Title

HDD / ODD / NGFF_SSD


Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 56 of 103
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 57 of 103
5 4 3 2 1
5 4 3 2 1

AUD_SPK1_L- AUD_SPK1_L+
SSID = AUDIO Speaker

EC5803
SC680P50V2KX-2GP

EC5804
SC680P50V2KX-2GP
1

1
DY DY

2
SPK1
5
29,97 AUD_SPK1_L- 1

29,97 AUD_SPK1_L+ 2
29,97 AUD_SPK1_R- 3
D 4 AUD_SPK1_R- AUD_SPK1_R+ D
29,97 AUD_SPK1_R+
6

EC5806
SC680P50V2KX-2GP

EC5805
SC680P50V2KX-2GP
1

1
ACES-CON4-29-GP
DY DY

2
20.F1639.004
2nd = 20.F1804.004
Layout Note:
Trace width=40mil

Vendor Rq

Combo Jack R5811


0R2J-L-GP
LOUT1

29,97 COMBO_MIC 1 2 COMBO_MIC_R1 3


EL5801 6
29,97 AUD_HP1_JACK_L2 1 2BLM18BD601SN1D-GP AUD_HP1_JACK_L1 1
EL5802 BLM18BD601SN1D-GP
1 2 AUD_HP1_JACK_R1 2
29,97 AUD_HP1_JACK_R2
4
C 5 C
29,97 AUD_HP1_JD#
-SB 20121114-2
AUDIO-JK263-GP
modify name

1
EC5811
SCD01U16V2KX-L1-GP
DY 22.10270.941

2
2nd = 22.10270.661
3rd = 22.10270.741

SB 20121102-1
AUD_AGND

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 58 of 103
5 4 3 2 1
5 4 3 2 1

SSID = LAN
2nd = 68.IH115.30A
68.69241.301
XFORM-270-GP-U

12 13 RJ45_7
31 MDI3+
0R0402-PAD
3D3V_S5 1 R3121 2 CONN_PWR
RJ1 1 R3122 2 CONN_PWR2
13 0R0402-PAD
D LAN_ACT_LED#_C D
31,97 LAN_ACT_LED# 9

1
YELLOW
11 14 RJ45_8
XRF_TDC1 31 MDI3- MCT1 CONN_PWR2 EC5901 EC5902
10 15 10
RJ45_1 1 SC100P50V2JN-L-GP SC100P50V2JN-L-GP

2
9 16 MCT2 2 R5905 1 DY DY
8 17 RJ45_3 470R2J-2-GP RJ45_2 2
31 MDI1+ RJ45_3 3
2 R5906 1 RJ45_4 4
470R2J-2-GP RJ45_5 5
RJ45_6 6
C5937
SCD1U10V2KX-L1-GP

RJ45_7 7
1

RJ45_8 8
7 18 RJ45_6 10M/100M/1G_LED#_C 11
31 MDI1- 31,97 10M/100M/1G_LED#
-SB 20121113-2

GREEN
2

6 19 RJ45_4 CONN_PWR 12
31 MDI2+
14

RJ45-8P-100-GP

22.10277.V61
5 20 RJ45_5
31 MDI2- MCT3
4 21 97 RJ45_1
2nd 22.10327.141 wait to verify
3 22 MCT4 -3_20130606-1
RJ45_1 97 RJ45_2
31 MDI0+ 2 23
97 RJ45_3

97 RJ45_4

97 RJ45_5
1 24 RJ45_2
31 MDI0- 97 RJ45_6
C XF3101 C
97 RJ45_7
20120809
97 RJ45_8

U5904 31,97 LAN_ACT_LED#

5V_S5 5 31,97 10M/100M/1G_LED#


U5901
5V_S5 5
97 CONN_PWR

97 CONN_PWR2
XRF_TDC1

2 TVLST2304AD0-1-GP

6
TVLST2304AD0-1-GP 75.02304.07C

6
2nd = 75.08902.07C
C5916 75.02304.07C
SC1KP50V2JN-2GP 2nd = 75.08902.07C 31 MDI0+
1

DY
31 MDI1+
31 MDI0-
2

31 MDI1-

U5902
U5903 5V_S5 5
5V_S5 5

B B

2
2
TVLST2304AD0-1-GP

6
TVLST2304AD0-1-GP

6
75.02304.07C
75.02304.07C 2nd = 75.08902.07C
2nd = 75.08902.07C
31 MDI2+
31 MDI3+

31 MDI2-
31 MDI3-

MCT1

MCT2

MCT3

MCT4

MCT3

MCT4

MCT1

MCT2
MDI0+

MDI1+

MDI2+

MDI3+
MDI0-

MDI1-

MDI2-

MDI3-

LAN_ACT_LED#
1

1
10M/100M/1G_LED# GDT1 GDT2 GDT3 GDT4

1
B88069X9231T203-GP

B88069X9231T203-GP

B88069X9231T203-GP

B88069X9231T203-GP
Wistron Confidential document, Anyone can not
R5903 R5901 R5902 R5904 Duplicate, Modify, Forward or any other purpose
2

75R3J-L-GP 75R3J-L-GP 75R3J-L-GP 75R3J-L-GP


A application without get Wistron permission A

EC5910 EC5909 EC5903 EC5904 EC5905 EC5906 EC5908 EC5907


1

2
1

1
SC6D8P50V2CN-GP

SC6D8P50V2CN-GP

SC6D8P50V2CN-GP

SC6D8P50V2CN-GP

SC6D8P50V2CN-GP

SC6D8P50V2CN-GP

SC6D8P50V2CN-GP

SC6D8P50V2CN-GP

EC5912
SC1KP50V2KX-L-1-GP

EC5911
SC1KP50V2KX-L-1-GP

DY DY DY DY UMA C
2

-SB 20121114-2
MCT_R
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
modify name

1
Taipei Hsien 221, Taiwan, R.O.C.
C5905
SC1KP2KV6KX-GP Title
SB_20121030-1

2
LAN CONNECTOR
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 59 of 103
5 4 3 2 1
5 4 3 2 1

SSID = Flash.ROM
3D3V_S5
3D3V_S5

SC10U6D3V5KX-L-1-GP

1
C6002 C6001

8
7
6
5
SCD1U10V2KX-L1-GP
D RN6001 D
DY

2
SRN4K7J-10-GP

1
2
3
4
SPI_HOLD_0#

3D3V_S5

U6001

21,27 SPI_CS0#_R 1 CS# VCC 8


21,27 SPI_SO_R 1 2 SPI_SO 2 7
R6001 33R2J-L1-GP SPI_W P# SO/SIO1 HOLD#
3 WP# SCLK 6 SPI_CLK_R 21,27
4 GND SI/SIO0 5 SPI_SI_R 21,27

EC6003
SC4D7P50V2CN-1GP

EC6001
SC4D7P50V2CN-1GP
1

1
EC6002 DY MX25L6406EM2I-12G-GP DY DY
SC4D7P50V2CN-1GP 2
72.25640.D01

2
C 2ND = 72.25Q64.K01 C
-SB 20121114-2

SB_20121030-1

SSID = RTC +RTC_VCC


RTC1
RTC_AUX_S5 Q6001 R6017
1 RTC_PW R 1 1KR2J-L2-GP
2 1 PWR
B 2 GND
B
3 Width=20mils NP1 NP1
NP2 NP2
2
2

C6005 CH715FPT-GP BAT-060003HA002M213ZL-GP-U1


83.R0304.B81 62.70014.001
SC1U6D3V3KX-2GP

DY 2nd = 83.00040.E81
3D3V_AUX_S5 2nd = 62.70001.061
20120816 Wistron Confidential document, Anyone can not
3rd = 20.F2316.002 Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
SA_201210124-2
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
A A
Title

Flash/RTC
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 60 of 103

5 4 3 2 1
5 4 3 2 1

SSID = USB

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 61 of 103
5 4 3 2 1
5 4 3 2 1

USB 3.0 Connector


Pin definition
Low Active 2A 5V_USB3
1 POWER
5V_S5 U6201
2 USB 2.0 D-
1 GND OUT#8 8
3 USB 2.0 D+ 2 IN#2 OUT#7 7
3 IN#3 OUT#6 6
D 4 GND 4 EN/EN# OCB 5 D

C6211
SCD1U16V2KX-L-GP
1

1
5 StdA_SSRX- SuperSpeed RX C6201
SC1U10V3KX-L1-GP SY6288DCAC-GP TC6204

2
6 StdA_SSRX+ 74.06288.A79 ST100U6D3VAM-3-GP

2
2nd = 74.02301.079
7 GND
8 StdA_SSTX- SuperSpeed TX 80.10715.B1L
27,82 USB_PW R_EN#
9 StdA_SSTX+
SC_20130204

SA_20121019

C C

5V_USB3

-3 20130606-1
USB1
EL6201 -2 20130506-1
1 2 USB_PN0_L 2 1
U6202 VBUS D- USB_PP0_L USB_PN0 18
D+ 3
3 4 USB_PP0 18
1 10 USB30_RN1 5
B 18 USB30_RN1 LINE_1 NC#10 STDA_SSRX- B
2 9 USB30_RP1 6 7 MCM1012B900FBP-GP-U
18 USB30_RP1 LINE_2 NC#9 STDA_SSRX+ GND_DRAIN

1
3 GND GND 8 DY DY
C6206 1 2 SCD1U16V2KX-L-GP USB30_TN1_C 4 7 USB30_TN1_C 8 D6202 D6201
18 USB30_TN1
C6207 1 2 SCD1U16V2KX-L-GP USB30_TP1_C 5
LINE_3 NC#7
6 USB30_TP1_C 9
STDA_SSTX-
10
68.01012.201
18 USB30_TP1 LINE_4 NC#6 STDA_SSTX+ CHASSIS#10 AIES12U020R2-GP AIES12U020R2-GP
CHASSIS#11 11 SC_20130205_Size
DY 12 CHASSIS#12 GND 4 83.12U02.0A0 83.12U02.0A0
AZ1045-04F-R7G-GP 13

2
CHASSIS#13
-3 20130620-1
75.01045.073 SKT-USB13-23-GP -3 20130620-1

SC_20130204_AFR 22.10339.521 SC_20130205_AFR


2nd = 22.10339.141

3rd = 22.10321.Z41

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port


Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 62 of 103
5 4 3 2 1
5 4 3 2 1

SSID = User.Interface
Bluetooth Module conn.
D D

ANNIE Bluetooth Module

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 63 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 64 of 103
5 4 3 2 1
5 4 3 2 1

SSID = Wireless Mini Card Connector(802.11a/b/g/n)


1D5V_S0

3D3V_IOAC
3D3V_IOAC
1D5V_S0_W LAN 1 R6506 2 1D5V_S0
W LAN1 0R0402-PAD W IFI_RF_EN

C6502
SCD1U16V2KX-L-GP

SC10U6D3V5KX-L-1-GP

C6504
SCD1U16V2KX-L-GP
D 53 D

1
C6503
NP1 C6505
R6511 SC10U6D3V5KX-L-1-GP
1 W LAN_W AKE#_R 1 2 W LAN_W AKE# 27 C6508

2
2 0R2J-L-GP VARISTOR-5D5V-19-GP
IOAC DY
3

2
4
5
6
7 CLK_PCIE_W LAN_REQ# 20
8
9
10

PCIE_CLK_WLAN#
11 PCIE_CLK_W LAN# 20

PCIE_CLK_WLAN
12
13 PCIE_CLK_W LAN 20
14
15
16 W LAN_RST# +5V_MINI_DEBUG USB_PN11 USB_PP11 3D3V_IOAC
17 E51_RXD_R R6501 1 2 0R0402-PAD E51_RXD 27

EC6513
SC8P250V2CC-GP

EC6512
SC8P250V2CC-GP
18

1
EC6511
SC56P50V2JN-2GP

EC6509
SC68P50V2JN-1GP

EC6507
SC68P50V2JN-1GP

EC6503
SC68P50V2JN-1GP
19 E51_TXD_R R6502 1 2 0R0402-PAD E51_TXD 27 EC6510 DY DY DY DY

1
20 W IFI_RF_EN 27 SC10P50V2JN-L1-GP
21 DY DY DY

2
22 W LAN_RST#

2
23 PCIE_RXN4 20
24
25 PCIE_RXP4 20
C 26 C
27
28
29
30
31 PCIE_TXN4 20 W LAN_RST# 1 R6504 2
DEBUG_DET# 0R0402-PAD PLT_RST# 5,18,27,31,36,71,77,83,97
32
33 PCIE_TXP4 20
34 3D3V_IOAC
35 W LAN_RST# 1 R6505 2 W LAN_PERST# 27
36 0R2J-L-GP
USB_PN11 18
37 DY

2
38 USB_PP11 18 SA_20121019
39 R6513
40 10KR2J-L-GP Q6501
41 DY DMP2130L-7-GP
42 W MAX_LED#_C 2 R6508 1 0R2J-L-GP 84.02130.031

1
43 5V_S5
44 W LAN_LED#_R_1 2 R6515 1 0R0402-PAD W LAN_LED# 68
45
46 AP_DET# 27 S
47 +5V_MINI_DEBUG D

D
48

G
49

2
50

G
51 +5V_MINI_DEBUG R6503
52 100KR2J-4-GP
NP2
54

1
B B
DEBUG_DET#
SKT-MINI52P-149-GP-U
62.10043.I31 Low Active 2A
2nd = 62.10043.I51
G

SB_20121102-1 3D3V_SRC 3D3V_S0 3D3V_IOAC 27 BLUETOOTH_EN D

S +5V_MINI_DEBUG
1 R6512 2
0R2J-L-GP Q6502
Non-IOAC 2N7002K-2-GP
1

C6501 84.2N702.J31
SC1U10V2KX-1GP 2ND = 84.2N702.031
IOAC
2

U6501
IOAC
1 GND OUT#8 8
2 IN#2 OUT#7 7
3 IN#3 OUT#6 6
27 W LAN_PW R_EN# 4 EN/EN# OCB 5 Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
SY6288DCAC-GP application without get Wistron permission
74.06288.A79
A 2nd = 74.02301.079 UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN
Size Document Number Rev
A3
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 65 of 103
5 4 3 2 1
5 4 3 2 1

SSID = Wireless
Mini Card Connector(WWAN)
D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 66 of 103
5 4 3 2 1
5 4 3 2 1

D D

(Blanking)

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 67 of 103
5 4 3 2 1
5 4 3 2 1

SSID = User.Interface
WLAN_LED
PLED1

STDBY_LED#_R 2
D 1 D
5V_S5

3
FRONT_PW RLED#_R
From module
Power button LED STDBY_LED#_Q
FRONT_PW RLED#_Q
CHARGE_LED#_Q
1
1
1
R6801
R6802
R6803
2300R2F-GP
2330R2F-GP
2300R2F-GP
LED-BO-22-GP
83.00326.M70 2nd = 83.01212.A70 W LAN_LED# 65
DC_BATFULL#_Q 1 R6804 2470R2J-2-GP
CHLED1

Q6801 CHARGE_LED#_R 2 5V_AUX_S5


3 FRONT_PW RLED#_Q
1 R1 1
27 PW RLED
2
R2 DC_BATFULL#_R 3
LTC043ZUB-FS8-GP
84.00043.011

D
2nd = 84.00143.D1K LED-BO-22-GP
83.00326.M70 2nd = 83.01212.A70
Q6807

Power STDBY_LED FRONT_PW RLED#_Q 1 R6807 2300R2F-GP FRONT_PW RLED#_EA K


PW LED1
ZENER DIODI

A 5V_S5
2N7002K-2-GP
84.2N702.J31
- +
LED DICE 2ND = 84.2N702.031

G
S
Q6803 LED-B-159-GP
C 3 STDBY_LED#_Q C
1 R1
27 STDBY_LED
2 83.00193.N70 W LAN_TEST_LED 27
R2
LTC043ZUB-FS8-GP
84.00043.011
2nd = 83.19117.070 for factory test
2nd = 84.00143.D1K

Battery LED2(DC_BATFULL)
21 SATA_LED#
SATA HDD LED
HLED1 PW 1
Q6105

5
3D3V_S0 ZENER SW -TACT-130-GP-U
R2
Q6804 2 KBC_PW RBTN# 2 1
27,29,97 KBC_PW RBTN#
3 DC_BATFULL#_Q 1 R6805
R1 R1
1 3 SATA_LED#_1 2 470R2J-2-GP
1 MEDIA_LED#_R K A 5V_S0
27 DC_BATFULL
2
R2 4 3
LTC043ZUB-FS8-GP LTC043ZUB-FS8-GP
84.00043.011 2nd = 84.00143.D1K

6
2nd = 84.00143.D1K LED-B-162-GP
84.00043.011
B
Battery LED1(CHARGE) 83.00320.B70
2nd = 83.01211.070
B

3D3V_IOAC

Q6806
CHARGE_LED#_Q
62.40009.731
3
R1
27 CHARGE_LED 1
W LAN_LED#
RFLED1 2nd = 62.40089.441
2 1 R6806 2 W LAN_LED#_R K A
R2 150R2F-4-L-GP
LTC043ZUB-FS8-GP
ORANGE
3rd = 62.40009.D71
LED-O-36-GP-U
84.00043.011
2nd = 84.00143.D1K 83.00270.D70

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C
A A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Wistron
LED Bard/Power Button
Confidential document, Anyone can not
Size Document Number Rev
Custom Duplicate, Modify, Forward or any other purpose
EA40_CX
application without get Wistron permission -3
Date: Thursday, June 20, 2013 Sheet 68 of 103
5 4 3 2 1
5 4 3 2 1

SSID = KBC
Internal KeyBoard
Connector
D D
3D3V_S0

3D3V_S0
TOUCH PAD

1
2
20.K0615.026 RN6903
2nd = 20.K0449.026
SRN4K7J-8-GP
EC6901
27

28

1
SC56P50V2JN-2GP TPAD1
KB1

4
3
ACES-CON26-13-GP-U 7

2
RN6902 1
1

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
SRN33J-5-GP-U
1 4 TP_CLK 2
27 TPCLK
2 3 TP_DATA 3
KROW0
KROW1
KROW2
KROW3
KROW4
KROW5
KROW6
KROW7
27 TPDATA
4
97 SW R 5
97 SW L 6
KCOL10
KCOL11
KCOL12
KCOL13
KCOL14
KCOL15
KCOL16
KCOL17
KCOL0

KCOL1
KCOL2
KCOL3
KCOL4
KCOL5
KCOL6
KCOL7
KCOL8
KCOL9

KROW [0..7] 27,97 8

-SB 201211119-2 ETY-CON6-22-GP


KCOL[0..17] 27,97 20.K0665.006

MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
C KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 C

-1_20130315_EMI
26 K/B 1 SC_20130204_SWAP
97 TP_DATA 97 TP_CLK

1
EC6902 EC6903
SC10P50V2JN-L1-GP SC10P50V2JN-L1-GP
DY DY

2
SW R

5V_S0 SW L
ACES-CON4-50-GP
6

4
3 KB_BL_DET_R
2 1 R6901 2 KB_BL_DET 27
B 100KR2J-4-GP SW R1 SW L1 B
ELKB ELKB

1
1 KB_LED_PW M_D ELKB 1 2 1 2
1

C6901
5 ELKB R6902 5 5

2
200KR2F-L-GP SCD1U10V2KX-L1-GP
3 4 3 4
ELKB1
2

SW -TACT-5P-16-GP SW -TACT-5P-16-GP
20.K0722.004 62.40089.411 62.40089.411
2nd = 20.K0397.004
D

-3 20130619-1
Q6901
DMN3404L-7-GP
27 KB_BL_PW M 1 R6903 2 KB_BL_PW M_R G
0R0402-PAD 84.03404.C31
C6902
SCD1U10V2KX-L1-GP

ELKB
S
1

DY
2

Wistron Confidential document, Anyone can not


-3 20130621-3 Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad


Size Document Number Rev
A3
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 69 of 103
5 4 3 2 1
5 4 3 2 1

D D

3D3V_AUX_S5

C C

1
C7001
SCD1U10V2KX-L1-GP

2
LID1
1 VDD

GND 3
R7001
1 100R2J-L-GP
2 LID_CLOSE#_1 2
27 LID_CLOSE# VOUT
APX9132HAI-TRG-GP
74.09132.C7B
2nd = 74.05712.0BB
1

C7002 3rd = 74.01810.0BB


SCD047U16V2KX-1-GP
B DY B
2

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 70 of 103
5 4 3 2 1
5 4 3 2 1

D D

3D3V_S0

DB1
1
21,27,77 LPC_AD0 2
21,27,77 LPC_AD1 3
21,27,77 LPC_AD2 4
21,27,77 LPC_AD3 5
21,27,77 LPC_FRAME# 6 DY
5,18,27,31,36,65,77,83,97 PLT_RST# 7
C 8 C

18 CLK_PCI_LPC 9
10
11
12

MLX-CON10-7-GP

20.D0183.110

SB_20121030-1

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 71 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

(Blanking)

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 72 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

(Blanking)

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 73 of 103
5 4 3 2 1
5 4 3 2 1

SSID = SDIO SD/MMC Card Reader


CARD_3V3 3D3V_S5 3D3V_S5
CARD1

1
5 VDD CMD 3 SD_CMD 31,97
D 6 SD_CLK 31,97 R7401 R7402 D
CLK
100KR2J-4-GP 100KR2J-4-GP
8 NP1 Q7401
31,97 SD_DATA0 DAT0 NP1
31,97 SD_DATA1 9 NP2 4 3 SD_CD# 31

2
DAT1 NP2
31,97 SD_DATA2 1 DAT2
1

C7403 31,97 SD_DATA3 2 12 SD_CD#_Q 5 2 SD_WP_Q


SC4D7U6D3V3KX-L-GP CD/DAT3 GND_SW
GND_SW 13
31 SD_WP 6 1
2

SD_WP_Q 10 4
SD_CD#_Q WP_SW VSS 2N7002KDW-GP
11 CD_SW VSS 7
84.2N702.A3F
2nd = 75.00601.07C
SDCARD-11P-GP-U
Close to Connector 62.10051.A51

97 SD_WP_Q

97 SD_CD#_Q

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C
A A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN


Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 74 of 103
5 4 3 2 1
5 4 3 2 1

SSID = ExpressCard

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

New Card
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 75 of 103
5 4 3 2 1
5 4 3 2 1

D D

C
(Blanking) C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 76 of 103
5 4 3 2 1
5 4 3 2 1

D D

3D3V_S5

1
10KR2J-L-GP
3D3V_S5 3D3V_S0 R7706
TPM1 DY

2
1 2 INT_SERIRQ 21,27
R7705
3 4 LPCPD# 2 1 PM_SUS_SATA# 19
5 6 0R0402-PAD
LPC_AD0 21,27,71
7 8 LPC_AD1 21,27,71
C 9 10 C
LPC_FRAME# 21,27,71
11 12 CLK_PCI_TPM 18
5,18,27,31,36,65,71,83,97 PLT_RST# 13 14 LPC_AD2 21,27,71
19,27 PM_CLKRUN# 15 16 LPC_AD3 21,27,71
FOX-CONN16D-GP
20.F2190.016
DY

-SB 20121113-2

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 77 of 103
5 4 3 2 1
5 4 3 2 1

D D

C
(Blanking) C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 78 of 103
5 4 3 2 1
5 4 3 2 1

Note
SSID = User.Interface - no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
D
- design PCB pad based on our sensor LGA pad size (add 0.1mm) D

Free Fall Sensor - solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G- Sensor
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 79 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 80 of 103
5 4 3 2 1
5 4 3 2 1

D D

(Blanking)
C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 81 of 103
5 4 3 2 1
5 4 3 2 1

5V_USB

USBBD1 Low Active 2A


5V_USB
D 16 5V_S5 U8201 D
14
13 1 GND OUT#8 8
12 2 IN#2 OUT#7 7
11 3 IN#3 OUT#6 6

C8202
SCD1U16V2KX-L-GP

C8203
SC10U10V5ZY-1GP
10 -2 20130506-1 4 EN/EN# OCB 5

1
9
8 C8201 DY
USB_PN2 18,97 SC1U10V3KX-L1-GP
7 SY6288DCAC-GP
USB_PP2 18,97

2
6 74.06288.A79
5 USB_PN9 18,97 2nd = 74.02301.079
4 USB_PP9 18,97
3
2
27,62 USB_PW R_EN#
1
15

PTW O-CON14-1-GP-U1

20.K0426.014
2ND = 20.K0633.014
3rd = 20.K0474.014

SB 20121102-1

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 82 of 103
5 4 3 2 1
5 4 3 2 1

D D

1D05V_VGA_S0

C8303
SC4D7U6D3V3KX-L-GP
Muxless

C8304
SC1U6D3V2KX-L-1-GP
Muxless
1

1
C8302 C8306

SC10U6D3V3MX-L-GP
Muxless

SC10U6D3V3MX-L-GP
Muxless
3D3V_VGA_S0
VGA1A 1 OF 17

2
1
1/17 PCI_EXPRESS
3D3V_VGA_S0
R8302
Muxless 10KR2J-L-GP GK107/GF108
GK208/GF117
Muxless
G AJ11 NC

2
PEX_WAKE#
AG19
VGA_RST# PEX_IOVDD_1
20 PEG_CLKREQ# D 84.2N702.J31 AJ12
PEX_RST# PEX_IOVDD_2
AG21
2ND = 84.2N702.031 PEX_IOVDD_3
AG22
S PEG_CLKREQ#_1 AK12 AG24
PEX_CLKREQ# PEX_IOVDD_4
AH21
Q8301 PEX_IOVDD_5
20 CLK_PCIE_VGA AL13 AH25
2N7002K-2-GP PEX_REFCLK PEX_IOVDD_6
20 CLK_PCIE_VGA# AK13
PEX_REFCLK# 20120816
PEG_RXP0 C8301 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP0 AK14
PEG_RXN0 PEX_TX0
C8307 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXN0 AJ14
PEX_TX0# 1D05V_VGA_S0
PEG_TXP0 AN12
PEG_TXN0 PEX_RX0
AM12 AG13
PEX_RX0# PEX_IOVDDQ_1
AG15
PEG_RXP1 PEX_IOVDDQ_2
C8305 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP1 AH14 AG16
PEG_RXN1 PEX_TX1 PEX_IOVDDQ_3
C8308 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXN1 AG14 AG18
PEX_TX1# PEX_IOVDDQ_4

C8313
SC4D7U6D3V3KX-L-GP
Muxless

C8310
SC1U6D3V2KX-L-1-GP
Muxless
AG25

1
PEG_TXP1 PEX_IOVDDQ_5 C8309 C8312
AN14 AH15
PEX_RX1 PEX_IOVDDQ_6

SC10U6D3V3MX-L-GP
Muxless

SC10U6D3V5KX-L-1-GP
PEG_TXN1 AM14 AH18
PEX_RX1# PEX_IOVDDQ_7

Muxless
4 PEG_TXP[0..7] AH26

2
PEG_RXP2 PEX_IOVDDQ_8
C8311 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP2 AK15 AH27
PEG_RXN2 PEX_TX2 PEX_IOVDDQ_9
4 PEG_TXN[0..7] C8314 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXN2 AJ15 AJ27
PEX_TX2# PEX_IOVDDQ_10
AK27
PEG_TXP2 PEX_IOVDDQ_11
C AP14 AL27 C
PEG_TXN2 PEX_RX2 PEX_IOVDDQ_12
AP15 AM28
PEX_RX2# PEX_IOVDDQ_13
AN28
PEG_RXP3 PEX_IOVDDQ_14
C8315 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP3 AL16
PEG_RXN3 PEX_TX3
C8316 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXN3 AK16
PEX_TX3#
PEG_RXP[0..7] 4
PEG_TXP3 AN15
PEG_TXN3 PEX_RX3
PEG_RXN[0..7] 4 AM15
PEX_RX3#
PEG_RXP4 C8322 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP4 AK17
PEG_RXN4 PEX_TX4
C8323 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXN4 AJ17
PEX_TX4#
PEG_TXP4 AN17
PEG_TXN4 PEX_RX4
AM17
PEX_RX4#
PEG_RXP5 C8324 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP5 AH17 GF108 GK208/GK107/GF117
PEG_RXN5 PEX_TX5
C8325 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXN5 AG17
PEX_TX5#
NC AH12 3D3V_VGA_S0
PEG_TXP5 PEX_PLL_HVDD
AP17
PEX_RX5

C8317
SCD1U10V2KX-L1-GP
Muxless

C8318
SC4D7U6D3V3KX-L-GP
Muxless
PEG_TXN5 AP18 AG12
PEX_RX5# PEX_SVDD_3V3
PEG_RXP6 C8326 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP6 AK18

1
PEG_RXN6 C8327 1 SCD22U10V2KX-L1-GP PEG_C_RXN6 PEX_TX6
2Muxless AJ18
PEX_TX6#
PEG_TXP6 AN18

2
PEG_TXN6 PEX_RX6
AM18
PEX_RX6#
PEG_RXP7 C8328 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXP7 AL19
PEG_RXN7 PEX_TX7
C8329 1 2Muxless SCD22U10V2KX-L1-GP PEG_C_RXN7 AK19
PEX_TX7#
PEG_TXP7 AN20
PEG_TXN7 PEX_RX7
AM20
PEX_RX7#
SA_20121004
SA_20121022-1 AK20
PEX_TX8
AJ20
PEX_TX8#
L4 NVVDD_SENSE 92
VDD_SENSE
AP20
3D3V_VGA_S0 PEX_RX8
AP21
PEX_RX8#
L5 NVGND_SENSE 92
GND_SENSE
U8301 AH20
PEX_TX9
18 DGPU_HOLD_RST# 1 AG20
B B PEX_TX9# B
5
VCC
5,18,27,31,36,65,71,77,97 PLT_RST# 2 AN21
A VGA_RST# PEX_RX9
DY Y
4 AM21
PEX_RX9#
3
GND
AK21
74LVC1G08GW-1-GP PEX_TX10
AJ21
PEX_TX10#
73.01G08.L04 NC_3V3AUX
P8
AN23
PEX_RX10
AM23
PEX_RX10#
AL22
PEX_TX11
AK22
PEX_TX11#
3D3V_VGA_S0 200R2F-L1-GP
AP23
PEX_RX11 DY
AP24
PEX_RX11# VGAPEX_AJ26
AJ26 1 R8303 2
PEX_TSTCLK_OUT VGAPEX_AK26
PEX LANES 8 TO 15 NC FOR GF117/GK208

AK23 AK26
1

PEX_TX12 PEX_TSTCLK_OUT#
AJ23
R8301 PEX_TX12#
10KR2J-L-GP AN24
PEX_RX12
DY AM24
PEX_RX12# 1D05V_VGA_S0
2

AH23
VGA_RST# PEX_TX13
18 DGPU_HOLD_RST# 1 R8304 2 AG23 AG26
0R0402-PAD PEX_TX13# PEX_PLLVDD
AN26
PEX_RX13

C8319
SCD1U10V2KX-L1-GP
Muxless

C8320
SC4D7U6D3V3KX-L-GP
Muxless

C8321
SC1U6D3V2KX-L-1-GP
Muxless
AM26

1
PEX_RX13#
AK24
PEX_TX14
AJ24 AK11 TESTMODE 1 R8305 2

2
PEX_TX14# TESTMODE 10KR2J-L-GP
AP26
PEX_RX14
Muxless
AP27
PEX_RX14#
AL25
PEX_TX15
AK25
PEX_TX15# R8306
AN27 AP29 PEX_TERMP 1 2
PEX_RX15 PEX_TERMP 2K49R2F-GP
AM27
PEX_RX15#
Muxless
A N14P-GS-A1-GP A

71.0N14P.00U Muxless
Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU(PEG)
Size Document Number Rev
A2
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 83 of 103
5 4 3 2 1
5 4 3 2 1

VGA1J 10 OF 17
5/17 IFPAB
ALL PINS NC FOR GF117

DP(GK208) LVDS

AN6 VGA1K 11 OF 17
DPA_L3 IFPA_TXC#
DPA_L3 IFPA_TXC AM6 6/17 IFPC
AJ8 IFPAB_RSET
ALL PINS NC FOR GF117
DPA_L2 IFPA_TXD0# AN3
D D
DPA_L2 IFPA_TXD0 AP3
AF8 IFPC_RSET
IFPAB_PLLVDD AH8 DVI/HDMI DP
IFPAB_PLLVDD
DPA_L1 IFPA_TXD1# AM5
DPA_L1 IFPA_TXD1 AN5

1
IFPC_PLLVDD AF7 I2CW_SDA AG2
R8413 IFPC_PLLVDD IFPC_AUX_I2CW_SDA#
I2CW_SCL IFPC_AUX_I2CW_SCL AG3
10KR2J-L-GP AK6
DPA_L0 IFPA_TXD2#

1
N13P DPA_L0 AL6 R8415
IFPA_TXD2 10KR2J-L-GP
TXC AG4

2
IFPC_L3#
N13P TXC IFPC_L3 AG5
IFPA_TXD3# AH6
AJ6 AH4
LVDS

2
IFPA_TXD3 TXD0 IFPC_L2#
IFPC TXD0 IFPC_L2
AH3

DPB_L3 AH9 TXD1 AJ2


IFPB_TXC# IFPC_L1#
AJ9 AJ3

IFPAB_IOVDD AG8
IFPA_IOVDD
DPB_L3 IFPB_TXC
HDMI TXD1

TXD2
IFPC_L1

IFPC_L0#
AJ1
DPB_L2 AP5 TXD2 AK1
IFPB_TXD4# IFPC_L0
AG9 DPB_L2 AP6
IFPB_IOVDD IFPB_TXD4

DPB_L1 AL7 IFPC_IOVDD AF6 P2


IFPB_TXD5# IFPC_IOVDD GPIO15
1

DPB_L1 AM7
R8412 IFPB_TXD5

1
10KR2J-L-GP R8411 N14P-GS-A1-GP
N13P DPB_L0 AM8 10KR2J-L-GP
IFPB_TXD6#
DPB_L0 AN8 N13P 71.0N14P.00U Muxless
2

IFPB_TXD6

2
AL8
IFPB_TXD7#
AK8
IFPB_TXD7

C C

N4
GPIO14
IFPAB
N14P-GS-A1-GP

71.0N14P.00U Muxless

VGA1M 13 OF 17
8/17 IFPEF

ALL PINS NC FOR GF117


VGA1L 12 OF 17
7/17 IFPD
DVI-DL DVI-SL/HDMI DP

ALL PINS NC FOR GF117


I2CY_SDA I2CY_SDA AB4
IFPE_AUX_I2CY_SDA#
I2CY_SCL I2CY_SCL AB3 AN2
IFPEF_PLLVDD IFPE_AUX_I2CY_SCL IFPD_RSET
AB8 DVI/HDMI DP
IFPEF_PLLVDD
1

R8414 AC5
TXC TXC IFPE_L3#
10KR2J-L-GP AD6 AC4 IFPD_PLLVDD AG7 I2CX_SDA AK2
IFPEF_RSET TXC TXC IFPE_L3 IFPD_PLLVDD IFPD_AUX_I2CX_SDA#
N13P I2CX_SCL
IFPD_AUX_I2CX_SCL
AK3
AC3
NC FOR GK208 TXD0 TXD0 IFPE_L2#
AC2
2

IFPE_L2

1
TXD0 TXD0
R8410 TXC AK5
10KR2J-L-GP IFPD_L3#
AC1 TXC AK4
TXD1 TXD1 IFPE_L1# IFPD_L3
AD1 N13P
IFPE TXD1 TXD1 IFPE_L1
TXD0 IFPD_L2#
AL4
AD3 IFPD TXD0 AL3

2
B TXD2 TXD2 IFPE_L0# IFPD_L2 B
AD2
TXD2 TXD2 IFPE_L0
AM4
NC FOR GK208 EDP TXD1
TXD1
IFPD_L1#
IFPD_L1
AM3

DP TXD2
TXD2
IFPD_L0#
IFPD_L0
AM2
AM1
HPD_E HPD_E R1
GPIO18

IFPD_IOVDD AG6 M6
IFPD_IOVDD GPIO17

R8409 N14P-GS-A1-GP

1
10KR2J-L-GP
IFPDE_PLL_IO_VDD AC7 N13P 71.0N14P.00U Muxless
IFPE_IOVDD
I2CZ_SDA AF2
IFPF_AUX_I2CZ_SDA#
I2CZ_SCL AF3
IFPF_AUX_I2CZ_SCL
AC8

2
IFPF_IOVDD
TXC AF1
NC FOR GK208 IFPF_L3#
TXC AG1
IFPF_L3
1

R8407 TXD3 TXD0 AD5


10KR2J-L-GP IFPF_L2#
TXD3 TXD0 AD4
IFPF_L2
N13P
TXD4 TXD1 AF5
IFPF
2

IFPF_L1#
TXD4 TXD1 AF4
IFPF_L1

TXD5 TXD2 AE4


IFPF_L0#
TXD5 TXD2 AE3
IFPF_L0

NC FOR GK208

HPD_F P3
GPIO19
A A
Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
N14P-GS-A1-GP application without get Wistron permission
UMA C

71.0N14P.00U Muxless
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (DIGITALOUT)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 84 of 103
5 4 3 2 1
5 4 3 2 1

D D

VGA1B 2 OF 17
2/17 FBA
VGA1C 3 OF 17
88,89 MDA[63..0] SB_20121105-1 3/17 FBB

MDA0 FB_CLAMP ALL PINS NC FOR GF117/GK208


L28 E1 1 R8505 2 EC_FB_CLAMP 27,86,93
MDA1 FBA_D0 FB_CLAMP 0R2J-L-GP
M29
MDA2 FBA_D1
L29
FBA_D2 Muxless_GC6 G9
FBB_D0

1
MDA3 M28 E9
MDA4 FBA_D3 R8501 FBB_D1
N31 G8
MDA5 FBA_D4 FB_PLLVDD_16mil FBB_D2
P29 K27 10KR2J-L-GP F9
MDA6 FBA_D5 FB_DLL_AVDD FBB_D3
R29 F11
MDA7 P28
FBA_D6 Muxless G11
FBB_D4

2
MDA8 FBA_D7 FBB_D5
J28 F12
MDA9 FBA_D8 FBB_D6 4 OF 17 VGA1D
H29 G12 1D5V_VGA_S0
FBA_D9 FBB_D7

1
MDA10 J29 G6 14/17 FBVDDQ
MDA11 FBA_D10 C8501 FBB_D8
H28 F5
MDA12 FBA_D11 SCD1U10V2KX-L1-GP FBB_D9
G29 E6 AA27

2
MDA13 FBA_D12 FBB_D10 FBVDDQ_1
E31
FBA_D13 Muxless F6
FBB_D11 FBVDDQ_2
AA30

C8502
SCD1U10V2KX-L1-GP
Muxless

C8503
SCD1U10V2KX-L1-GP
Muxless

C8504
SCD1U10V2KX-L1-GP
Muxless

C8505
SCD1U10V2KX-L1-GP
Muxless

C8506
SCD1U10V2KX-L1-GP
Muxless

C8507
SC1U10V3KX-L1-GP
Muxless

C8508
SC1U10V3KX-L1-GP
Muxless

C8509
SC4D7U6D3V3KX-L-GP
Muxless

C8510
SC4D7U6D3V3KX-L-GP
Muxless
MDA14 E32 F4 AB27
MDA15 FBA_D14 FBB_D12 FBVDDQ_3
F30 G4 AB33
MDA16 FBA_D15 FBB_D13 FBVDDQ_4
C34 E2 AC27
FBA_D16 FBB_D14 FBVDDQ_5

1
MDA17 D32 F3 AD27
MDA18 FBA_D17 FBB_D15 FBVDDQ_6
B33 C2 AE27
MDA19 FBA_D18 FBB_D16 FBVDDQ_7
C33 D4 AF27

2
MDA20 FBA_D19 FBB_D17 FBVDDQ_8
F33 D3 AG27
MDA21 FBA_D20 FBB_D18 FBVDDQ_9
F32 C1 B13
MDA22 FBA_D21 FBB_D19 FBVDDQ_10
H33 B3 B16
MDA23 FBA_D22 FBB_D20 FBVDDQ_11
H32 C4 B19
MDA24 FBA_D23 FBB_D21 FBVDDQ_12
P34 B5 E13
MDA25 FBA_D24 FBB_D22 FBVDDQ_13
P32 C5 E16
MDA26 FBA_D25 FBB_D23 FBVDDQ_14
P31 A11 E19
MDA27 FBA_D26 FBB_D24 FBVDDQ_15
P33 C11 H10
MDA28 FBA_D27 FBB_D25 FBVDDQ_16
L31 D11 H11
MDA29 FBA_D28 FBB_D26 FBVDDQ_17
L34 B11 H12
MDA30 FBA_D29 FBB_D27 FBVDDQ_18
L32 D8 H13
MDA31 FBA_D30 FBB_D28 FBVDDQ_19
L33 A8 H14
MDA32 FBA_D31 FBB_D29 FBVDDQ_20
AG28 C8 H15
MDA33 FBA_D32 FBB_D30 FBVDDQ_21
AF29 U30 B8 H16
MDA34 FBA_D33 FBA_CMD0 -FBA_CS0 88 FBB_D31 FBVDDQ_22
AG29 T31 F24 H18
MDA35 FBA_D34 FBA_CMD1 FBB_D32 FBVDDQ_23
AF28 U29 G23 D13 H19
MDA36 FBA_D35 FBA_CMD2 FBA_ODT0 88 FBB_D33 FBB_CMD0 FBVDDQ_24
AD30 R34 E24 E14 H20
MDA37 FBA_D36 FBA_CMD3 FBA_CKE0 88 FBB_D34 FBB_CMD1 FBVDDQ_25
AD29 R33 G24 F14 H21
MDA38 FBA_D37 FBA_CMD4 FBA_A14 88,89 FBB_D35 FBB_CMD2 FBVDDQ_26
AC29 U32 D21 A12 H22
MDA39 FBA_D38 FBA_CMD5 FBA_RST 88,89 FBB_D36 FBB_CMD3 FBVDDQ_27
AD28 U33 E21 B12 H23
MDA40 FBA_D39 FBA_CMD6 FBA_A9 88,89 FBB_D37 FBB_CMD4 FBVDDQ_28
AJ29 U28 G21 C14 H24
MDA41 FBA_D40 FBA_CMD7 FBA_A7 88,89 FBB_D38 FBB_CMD5 FBVDDQ_29
AK29 V28 F21 B14 H8
MDA42 FBA_D41 FBA_CMD8 FBA_A2 88,89 FBB_D39 FBB_CMD6 FBVDDQ_30
AJ30 V29 G27 G15 H9
MDA43 FBA_D42 FBA_CMD9 FBA_A0 88,89 FBB_D40 FBB_CMD7 FBVDDQ_31
AK28 V30 D27 F15 L27
MDA44 FBA_D43 FBA_CMD10 FBA_A4 88,89 FBB_D41 FBB_CMD8 FBVDDQ_32
AM29 U34 G26 E15 M27
MDA45 FBA_D44 FBA_CMD11 FBA_A1 88,89 FBB_D42 FBB_CMD9 FBVDDQ_33
AM31 U31 E27 D15 N27
MDA46 FBA_D45 FBA_CMD12 FBA_BA0 88,89 FBB_D43 FBB_CMD10 FBVDDQ_34
AN29 V34 E29 A14 P27
C MDA47 FBA_D46 FBA_CMD13 -FBA_WE 88,89 FBB_D44 FBB_CMD11 FBVDDQ_35 C
AM30 V33 F29 D14 R27
MDA48 FBA_D47 FBA_CMD14 FBA_A15 88,89 FBB_D45 FBB_CMD12 FBVDDQ_36
AN31 Y32 E30 A15 T27
MDA49 FBA_D48 FBA_CMD15 -FBA_CAS 88,89 FBB_D46 FBB_CMD13 FBVDDQ_37
AN32 AA31 D30 B15 T30
MDA50 FBA_D49 FBA_CMD16 -FBA_CS1 89 FBB_D47 FBB_CMD14 FBVDDQ_38
AP30 AA29 A32 C17 T33
MDA51 FBA_D50 FBA_CMD17 FBB_D48 FBB_CMD15 FBVDDQ_39
AP32 AA28 C31 D18 V27
MDA52 FBA_D51 FBA_CMD18 FBA_ODT1 89 FBB_D49 FBB_CMD16 FBVDDQ_40
AM33 AC34 C32 E18 W 27
MDA53 FBA_D52 FBA_CMD19 FBA_CKE1 89 FBB_D50 FBB_CMD17 FBVDDQ_41
AL31 AC33 B32 F18 W 30
MDA54 FBA_D53 FBA_CMD20 FBA_A13 88,89 FBB_D51 FBB_CMD18 FBVDDQ_42
AK33 AA32 D29 A20 W 33
MDA55 FBA_D54 FBA_CMD21 FBA_A8 88,89 FBB_D52 FBB_CMD19 FBVDDQ_43
AK32 AA33 A29 B20 Y27
MDA56 FBA_D55 FBA_CMD22 FBA_A6 88,89 FBB_D53 FBB_CMD20 FBVDDQ_44
AD34 Y28 C29 C18
MDA57 FBA_D56 FBA_CMD23 FBA_A11 88,89 FBB_D54 FBB_CMD21
AD32 Y29 B29 B18
MDA58 FBA_D57 FBA_CMD24 FBA_A5 88,89 FBB_D55 FBB_CMD22
AC30 W 31 B21 G18 F1
MDA59 FBA_D58 FBA_CMD25 FBA_A3 88,89 FBB_D56 FBB_CMD23 FB_VDDQ_SENSE
AD33 Y30 C23 G17 1D5V_VGA_S0
MDA60 FBA_D59 FBA_CMD26 FBA_BA2 88,89 FBB_D57 FBB_CMD24
AF31 AA34 A21 F17
MDA61 FBA_D60 FBA_CMD27 FBA_BA1 88,89 FBB_D58 FBB_CMD25
AG34 Y31 C21 D16 F2
MDA62 FBA_D61 FBA_CMD28 FBA_A12 88,89 FBB_D59 FBB_CMD26 FB_GND_SENSE
AG32 Y34 B24 A18
MDA63 FBA_D62 FBA_CMD29 FBA_A10 88,89 FBB_D60 FBB_CMD27
AG33 Y33 C24 D17
FBA_D63 FBA_CMD30 -FBA_RAS 88,89 FBB_D61 FBB_CMD28
V31 B26 A17 2 R8502 1 FB_CAL_PD_VDDQ J27
FBA_CMD31 FBB_D62 FBB_CMD29 40D2R2F-GP FB_CAL_PD_VDDQ
C26 B17
FBB_D63 FBB_CMD30
88 DQMA0
P30
FBA_DQM0 NC FBA_CMD_RFU0
R32
FBB_CMD31
E17 Muxless
F31 NC AC32 FB_CAL_PU_GND H27
88 DQMA1 FBA_DQM1 FBA_CMD_RFU1 FB_CAL_PU_GND
F34 E11 C12
88 DQMA2 FBA_DQM2 FBB_DQM0 FBB_CMD_RFU0
M32 GF117/GK208 E3 C20
88 DQMA3 FBA_DQM3 GK107/GF108 FBB_DQM1 FBB_CMD_RFU1 FB_CAL_TERM_GND
AD31 1D5V_VGA_S0 A3 H25
89 DQMA4 FBA_DQM4 FBB_DQM2 FB_CAL_TERM_GND
AL29 C9
89 DQMA5 FBA_DQM5 FBB_DQM3
AM32 F23
89 DQMA6 FBA_DQM6 FBA_DEBUG0_R28 R8503 1 FBB_DQM4
AF34 R28 2 60D4R2F-GP F27 N14P-GS-A1-GP
89 DQMA7 FBA_DQM7 FBA_DEBUG0 FBA_DEBUG0_AC28 R8504 1 FBB_DQM5
AC28 2 60D4R2F-GP C30
FBA_DEBUG1 FBB_DQM6
DY A24
FBB_DQM7 FBB_DEBUG0
G14 71.0N14P.00U Muxless

1
Muxless
88 QSAP_0 M31 DY G20 R8506 R8508
FBA_DQS_W P0 FBB_DEBUG1

Muxless
88 QSAP_1 G31
FBA_DQS_W P1

42D2R2F-GP

51D1R2F-GP
88 QSAP_2 E33 R30 D10
FBA_DQS_W P2 FBA_CLK0 CLKA0 88 FBB_DQS_W P0
88 QSAP_3 M33 R31 D5
FBA_DQS_W P3 FBA_CLK0# CLKA0# 88 FBB_DQS_W P1
89 QSAP_4 AE31 AB31 C3 D12

2
FBA_DQS_W P4 FBA_CLK1 CLKA1 89 FBB_DQS_W P2 FBB_CLK0
89 QSAP_5 AK30 AC31 B9 E12
FBA_DQS_W P5 FBA_CLK1# CLKA1# 89 FBB_DQS_W P3 FBB_CLK0#
89 QSAP_6 AN33 E23 E20
FBA_DQS_W P6 FBB_DQS_W P4 FBB_CLK1
89 QSAP_7 AF33 E28 F20
FBA_DQS_W P7 FBB_DQS_W P5 FBB_CLK1#
B30
FBB_DQS_W P6
A23
FBB_DQS_W P7
88 QSAN_0 M30 K31
FBA_DQS_RN0 FBA_WCK1
88 QSAN_1 H30 L30
FBA_DQS_RN1 FBA_WCK1#
88 QSAN_2 E34 H34 D9 F8
FBA_DQS_RN2 FBA_WCK23 FBB_DQS_RN0 FBB_WCK1
88 QSAN_3 M34 J34 E4 E8
FBA_DQS_RN3 FBA_WCK23# FBB_DQS_RN1 FBB_WCK1#
89 QSAN_4 AF30 AG30 B2 A5
FBA_DQS_RN4 FBA_WCK45 FBB_DQS_RN2 FBB_WCK23
89 QSAN_5 AK31 AG31 A9 A6
FBA_DQS_RN5 FBA_WCK45# FBB_DQS_RN3 FBB_WCK23#
89 QSAN_6 AM34 AJ34 D22 D24
FBA_DQS_RN6 FBA_WCK67 FBB_DQS_RN4 FBB_WCK45
89 QSAN_7 AF32 AK34 D28 D25
FBA_DQS_RN7 FBA_WCK67# FBB_DQS_RN5 FBB_WCK45#
A30 B27
FBB_DQS_RN6 FBB_WCK67
J30 B23 C27
FBA_WCKB1 FBB_DQS_RN7 FBB_WCK67#
THE FBA_WCKBxx J31
FBA_WCKB1#
PINS ARE USED J32 D6
FBA_WCKB23 FBB_WCKB1
ONLY ON GK107 J33 D7
FBA_WCKB23# THE FBB_WCKBxx FBB_WCKB1#
THEY ARE NC AH31 C6
FBA_WCKB45 PINS ARE USED FBB_WCKB23
FOR GK208/GF108 AJ31 1D05V_VGA_S0 B6
FBA_WCKB45# ONLY ON GK107 FBB_WCKB23#
/GF117 AJ32 F26
FBA_WCKB67 THEY ARE NC FBB_WCKB45
AJ33 L1 E26
FBA_WCKB67# FOR GF108 FBB_WCKB45#
A26
FBB_WCKB67
B
H26
FB_VREF FBA_PLL_AVDD
U27 FB_PLLVDD_16mil 1 ( ( 2
FBB_WCKB67#
A27
B
C8511
SCD1U10V2KX-L1-GP
Muxless

C8512
SCD1U10V2KX-L1-GP
Muxless

C8513
SC10U6D3V3MX-L-GP
Muxless

C8514
SC10U6D3V3MX-L-GP
Muxless

BLM18KG300TN1D-GP NC H17 FB_PLLVDD_16mil


FBB_PLL_AVDD
1

N14P-GS-A1-GP CHIP BEAD BLM18KG300TN1D MURATA


Muxless GF108 GK107
Muxless N14P-GS-A1-GP
71.0N14P.00U 68.00084.H41
2

2nd = 68.00334.051

1
71.0N14P.00U Muxless C8515
SCD1U10V2KX-L1-GP

2
Muxless

Group A
CKE0 FBA_CKE0
CLKA1 CLKA0
CKE1 FBA_CKE1
1

Reset FBA_RST
R8509 R8510
162R2F-GP 162R2F-GP ODT0 FBA_ODT0
Muxless Muxless
ODT1 FBA_ODT1
2

CLKA1# CLKA0#
1

1
R8513
10KR2J-L-GP
Muxless

R8514
10KR2J-L-GP
Muxless

R8515
10KR2J-L-GP
Muxless

R8516
10KR2J-L-GP
Muxless

R8517
10KR2J-L-GP
Muxless

FBCLK Termination place on VRAM side


2

A A

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (VRAM I/F)


Size Document Number Rev
A1
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 85 of 103

5 4 3 2 1
5 4 3 2 1

1D05V_VGA_S0 PLLVDD_PWR

L8601
BLM18KG300TN1D-GP
1 ( ( 2
CHIP BEAD BLM18KG300TN1D MURATA
VGA1N 14 OF 17 Muxless

C8601
SCD1U10V2KX-L1-GP
Muxless

C8602
SC4D7U6D3V3KX-L-GP
Muxless

C8603
SC10U6D3V3MX-L-GP
Muxless
4/17 DACA 68.00084.H41
2nd = 68.00334.051

1
GF108/GK107 GF108/GK107
GK208
GF117 GF117 GK208

AG10 NC NC R4
DACA_VDD I2CA_SCL
NC R5 -3_20130621-3

2
I2CA_SDA VGA1O 15 OF 17
-3_20130621-3 AP9
DACA_VREF TSEN_VREF
11/17 XTAL_PLL
AP8 NC NC AM9
DACA_RSET DACA_HSYNC
NC AN9
DACA_VSYNC
AD8
PLLVDD
AE8
SP_PLLVDD
NC AK9
DACA_RED
AD7 NC
VID_PLLVDD
NC AL10
DACA_GREEN
GF108/GK107 GF117
D AL9 D
NC DACA_BLUE GK208
TP8602
TPAD14-OP-GP
N14P-GS-A1-GP 1 VIDEO_CLK_XTAL_SS H1 J4 N12P_XTAL_OUTBUFF
XTAL_SSIN XTAL_OUTBUFF
71.0N14P.00U Muxless
H3 H2
XTAL_IN XTAL_OUT

1
N14P-GS-A1-GP R8604

1
R8603 10KR2J-L-GP
3D3V_VGA_S0 10KR2J-L-GP
71.0N14P.00U Muxless
Muxless
3D3V_VGA_S0
DY

2
2
27MHZ_IN 1 R8605 2 27MHZ_OUT
Q8601 DY

2
2N7002KDW-GP

4
3
1MR2J-L3-GP R8606
84.2N702.A3F
RN8602 2nd = 75.00601.07C 390R2J-1-GP
SRN4K7J-8-GP X8601 Muxless
Muxless SMBC_THERM_NV 1 6

1
SML1_CLK 20,27,28
1 4
2 5

1
2
SMBC_THERM_NV
SMBD_THERM_NV 3 4 SMBD_THERM_NV
20,27,28 SML1_DATA
2 3 27MHZ_OUT_R
Muxless
XTAL-27MHZ-137-GP
64.49915.6DL

1
SB_20121106-1
C8604 C8605
82.30034.A61
SC15P50V2JN-L-GP SC15P50V2JN-L-GP 64.10025.L0L

2
Muxless
unknown function
2nd =
3rd = 82.30034.921
Muxless 64.15025.6DL
SB_20121105-1 64.20025.6DL
Q8603
SB_20121106-1 3D3V_S0
Muxless 64.24925.6DL
27 DGPU_ALARM 1 R8632 2 dGPU_ALARM_R G 3D3V_VGA_S0 3D3V_VGA_S0 3D3V_S0
64.30125.6DL

2
0R0402-PAD Q8604
D GPIO9_ALERT# 2N7002KDW-GP R8647 64.34825.6DL

2
84.2N702.A3F 10KR2J-L-GP -SB 20121113-2
64.45325.6DL

2
S 2nd = 75.00601.07C Muxless_GC6 R8648
Q8605
3rd = 84.2N702.F3F R8649 10KR2J-L-GP

1
Muxless 10KR2J-L-GP G Muxless_GC6
2N7002K-2-GP CLAMP_G
1 6 Muxless_GC6

1
84.2N702.J31 D

1
2ND = 84.2N702.031 27,85,93 EC_FB_CLAMP 2 5
FB_CLAMP_TGL_REQ# S
3 4 EC_FB_CLAMP_TGL_REQ# 27
3D3V_VGA_S0
Q8602 2N7002K-2-GP

27 DGPUHOT 1 R8607 2 DGPUHOT_R G Muxless_GC6 84.2N702.J31

2
0R0402-PAD 2ND = 84.2N702.031
D DGPUHOT# R8650 Muxless_GC6
10KR2J-L-GP

C
S Muxless_GC6 4.99Kohm C

2N7002K-2-GP
FB_CLAMP_MON
1
10Kohm
84.2N702.J31
2ND = 84.2N702.031
15Kohm
Muxless 20Kohm
3D3V_VGA_S0 3D3V_VGA_S0 24.9Kohm
30.1Kohm
SA_201210124-3 34.8Kohm
3D3V_VGA_S0 45Kohm

4
3

4
3
DY RN8604
VGA1Q 17 OF 17 RN8603 SRN4K7J-8-GP
10/19 MISC1 SRN4K7J-8-GP DY
T4 SMBC_THERM_NV
I2CS_SCL

1
T3 SMBD_THERM_NV

1
2

1
2
I2CS_SDA

R8608
10KR2J-L-GP
Muxless

R8609
10KR2J-L-GP
Muxless

R8610
10KR2J-L-GP
Muxless
R2 VGASCL_R2
I2CC_SCL VGASDA_R3
R3
I2CC_SDA

2
NC R7 VGASCL_R7
TPAD14-OP-GP TP8603 THERMDN_TP I2CB_SCL VGASDA_R6
1 K4 NC R6
THERMDN I2CB_SDA
TPAD14-OP-GP TP8604 1 THERMDP_TP K3
THERMDP GF117
GK107/GF108
GK208

10KR2J-L-GP
1 R8611 2 JTAG_TCK_TP AM10 SB_20121105-1
JTAG_TCK
DY AP11
JTAG_TMS
AM11
JTAG_TDI
AP12
N14P_GPIO_JTAG_TRST AN11 JTAG_TDO FB_CLAMP_MON
1 2 P6
JTAG_TRST# GPIO0
M3
R8612 GPIO1
L6
10KR2J-L-GP GPIO2 GPIO3_P5 TP8608 TPAD14-OP-GP
-3_20130621-3 GPIO3
P5 1
Muxless GPIO4
P7
L7
GPIO5 FB_CLAMP_TGL_REQ#
M7
GPIO6 N14P_GPIO7_H5
GK208 N8 1
GPIO7 GPIO8_OVERT# TP8609 TPAD14-OP-GP
OVERT M1
GPIO8 GPIO9_ALERT#
M2
GPIO9
L1
GPIO10
M5 VGA_CORE_VID 92
GPIO11 DGPUHOT#
N3
GPIO12 GPIO16_R8
M4 1 R8613 2 VGA_CORE_PSI 92
GPIO13 0R0402-PAD
R8
GPIO16 NC GPIO16 GPIO16
NC NC P4
GPIO20 GPIO20
NC P1
GPIO8 NC GPIO21
GK208 GF117 GK107 GF108

B B

N14P-GS-A1-GP
71.0N14P.00U Muxless

Support GEN3

3D3V_VGA_S0

VGA1P 16 OF 17
12/17 MISC2
2

R8614
10KR2J-L-GP
DY
H6 ROM_CS#
1

ROM_CS#
3D3V_VGA_S0
H5 ROM_SI_D3
ROM_SI 3D3V_VGA_S0
H7 ROM_SO_C4
ROM_SO 3D3V_VGA_S0
STRAP0 J2 H4 ROM_SLK_D4
STRAP1 STRAP0 ROM_SCLK
J7
STRAP2 STRAP1
J6
STRAP3 STRAP2
J5 NC
STRAP3
1

STRAP4 J3
STRAP4 NC
1

1
R8617 R8618 R8619
GK107/GF117 GF108 4K99R2F-L-GP 10KR2F-L1-GP 4K99R2F-L-GP R8620 R8621 R8622
GK208

1
GV2 DY GV2 45K3R2F-L-GP 10KR2F-L1-GP 10KR2F-L1-GP
GV2 DY DY R8615 R8616
2

L2 ROM_SLK_D4 10KR2F-L1-GP 10KR2F-L1-GP


2

2
BUFRST# ROM_SI_D3 STRAP0
A
DY DY A
ROM_SO_C4 STRAP1

2
STRAP2 STRAP3
1

STRAP_REF0_GND_N9 J1 L3
MULTI_STRAP_REF CEC
1

1
R8626 R8627 R8628 STRAP4
10KR2F-L1-GP 10KR2F-L1-GP 10KR2F-L1-GP R8629 R8630 R8631

1
CEC IS NC FOR DY GV2-memory set DY 10KR2F-L1-GP 34K8R2F-1-GP 15KR2F-GP GV2
1

R8625 GK107/GK208/GF117 DY GV2 GV2 R8623


2

40K2R2F-GP 4K99R2F-L-GP R8624


2

2
GV2 GV2 45K3R2F-L-GP
Wistron Confidential document, Anyone can not

2
N14P-GS-A1-GP
Duplicate, Modify, Forward or any other purpose
2

71.0N14P.00U Muxless application without get Wistron permission


UMA C
-SB 20121113-2
SA_201210129-1 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (GPIO/STRAP)
Size Document Number Rev
A1
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 86 of 103

5 4 3 2 1
5 4 3 2 1
VGA1F 6 OF 17
15/17 GND_1/2
A2 AM25 VGA1G 7 OF 17
VGA_CORE 8 OF 17 GND_1 GND_71
VGA1H AA17 AN1 16/17 GND_2/2
GND_5 GND_72
13/17 NVVDD AA18 GND_6 GND_73 AN10
AA20 GND_7 GND_74 AN13 N19 GND_141 GND_170 T28
AA12 VDD_1 AA22 GND_8 GND_75 AN16 N2 GND_142 GND_171 T32

C8701
SC4D7U6D3V3KX-L-GP
Muxless

C8702
SC4D7U6D3V3KX-L-GP
Muxless

C8703
SC4D7U6D3V3KX-L-GP
Muxless

C8704
SC4D7U6D3V3KX-L-GP
Muxless
AA14 VDD_2 AB12 GND_9 GND_76 AN19 N21 GND_143 GND_172 T5
AA16 VDD_3 AB14 GND_10 GND_77 AN22 N23 GND_144 GND_173 T7

1
AA19 VDD_4 AB16 GND_11 GND_78 AN25 N28 GND_145 GND_174 U12
AA21 VDD_5 AB19 GND_12 GND_79 AN30 N30 GND_146 GND_175 U14
AA23 AB2 AN34 N32 U16

2
VDD_6 GND_13 GND_80 GND_147 GND_176
AB13 VDD_7 AB21 GND_14 GND_81 AN4 N33 GND_148 GND_177 U19
AB15 VDD_8 A33 GND_2 GND_82 AN7 N5 GND_149 GND_178 U21
AB17 VDD_9 AB23 GND_15 GND_83 AP2 N7 GND_150 GND_179 U23
AB18 VDD_10 AB28 GND_16 GND_84 AP33 P13 GND_151 GND_180 V12
AB20 AB30 B1 P15 V14
VDD_11 GND_17 GND_85 GND_152 GND_181
AB22 AB32 B10 P17 V16
VDD_12 GND_18 GND_86 GND_153 GND_182
AC12 AB5 B22 P18 V19
VDD_13 GND_19 GND_87 GND_154 GND_183
D AC14 AB7 B25 P20 V21 D
VDD_14 GND_20 GND_88 GND_155 GND_184
AC16 AC13 B28 P22 V23
VDD_15 GND_21 GND_89 GND_156 GND_185
AC19 AC15 B31 R12 W13
VDD_16 GND_22 GND_90 GND_157 GND_186
AC21 AC17 B34 R14 W15
VDD_17 GND_23 GND_91 GND_158 GND_187
AC23 AC18 B4 R16 W17
VDD_18 GND_24 GND_92 GND_159 GND_188

C8705
SC4D7U6D3V3KX-L-GP
Muxless

C8706
SC4D7U6D3V3KX-L-GP
Muxless

C8707
SC4D7U6D3V3KX-L-GP
Muxless

C8708
SC4D7U6D3V3KX-L-GP
Muxless
M12 AA13 B7 R19 W18
VDD_19 GND_3 GND_93 GND_160 GND_189
M14 AC20 C10 R21 W20
VDD_20 GND_25 GND_94 GND_161 GND_190

1
M16 AC22 C13 R23 W22
VDD_21 GND_26 GND_95 GND_162 GND_191
M19 AE2 C19 T13 W28
VDD_22 GND_27 GND_96 GND_163 GND_192
M21 AE28 C22 T15 Y12

2
VDD_23 GND_28 GND_97 GND_164 GND_193
M23 AE30 C25 T17 Y14
VDD_24 GND_29 GND_98 GND_165 GND_194
N13 AE32 C28 T18 Y16
VDD_25 GND_30 GND_99 GND_166 GND_195
N15 AE33 C7 T2 Y19
VDD_26 GND_31 GND_100 GND_167 GND_196
N17 AE5 D2 T20 Y21
VDD_27 GND_32 GND_101 GND_168 GND_197
N18 AE7 D31 T22 Y23
VDD_28 GND_33 GND_102 GND_169 GND_198
N20 AH10 D33
VDD_29 GND_34 GND_103
N22 AA15 E10
VDD_30 GND_4 GND_104
P12 AH13 E22
VDD_31 GND_35 GND_105
P14 AH16 E25
VDD_32 GND_36 GND_106
P16 AH19 E5
VDD_33 GND_37 GND_107
P19 AH2 E7
VDD_34 GND_38 GND_108
P21 AH22 F28 AG11 AH11
VDD_35 GND_39 GND_109 GND_F GND_H
P23 AH24 F7
VDD_36 GND_40 GND_110

C8709
SCD1U10V2KX-L-GP
Muxless

C8710
SCD1U10V2KX-L-GP
Muxless

C8711
SCD1U10V2KX-L-GP
Muxless

C8712
SCD1U10V2KX-L-GP
Muxless
R13 AH28 G10
VDD_37 GND_41 GND_111
R15 AH29 G13
VDD_38 GND_42 GND_112
1

1
R17 AH30 G16
VDD_39 GND_43 GND_113
R18 AH32 G19
VDD_40 GND_44 GND_114
R20 AH33 G2
2

2
VDD_41 GND_45 GND_115
R22 AH5 G22
VDD_42 GND_46 GND_116
T12 AH7 G25 C16
VDD_43 GND_47 GND_117 GND_OPT_1
T14 AJ7 G28 W32
VDD_44 GND_48 GND_118 GND_OPT_2
T16 AK10 G3
VDD_45 GND_49 GND_119
T19 AK7 G30 Optional CMD GNDs (2)
VDD_46 GND_50 GND_120
T21 AL12 G32 NC for 4-Lyr cards
VDD_47 GND_51 GND_121
T23 AL14 G33
VDD_48 GND_52 GND_122 N14P-GS-A1-GP
U13 AL15 G5
VDD_49 GND_53 GND_123
U15
VDD_50
AL17
GND_54 GND_124
G7 Muxless
U17 AL18 K2
VDD_51 GND_55 GND_125 71.0N14P.00U
C8713
SC10U6D3V3MX-L-GP
Muxless

C8714
SC10U6D3V3MX-L-GP
Muxless

C8715
SC10U6D3V3MX-L-GP
Muxless

C8716
SC10U6D3V3MX-L-GP
Muxless

C8717
SC10U6D3V3MX-L-GP
Muxless
U18 AL2 K28
VDD_52 GND_56 GND_126
C U20 AL20 K30 C
VDD_53 GND_57 GND_127
1

1
U22 AL21 K32
VDD_54 GND_58 GND_128
V13 AL23 K33
VDD_55 GND_59 GND_129
V15 AL24 K5
2

2
VDD_56 GND_60 GND_130
V17 AL26 K7
VDD_57 GND_61 GND_131
V18 AL28 M13
VDD_58 GND_62 GND_132
V20 AL30 M15
VDD_59 GND_63 GND_133
V22 AL32 M17
VDD_60 GND_64 GND_134
W12 AL33 M18
VDD_61 GND_65 GND_135
W14 AL5 M20
VDD_62 GND_66 GND_136
W16 AM13 M22
VDD_63 GND_67 GND_137
W19 AM16 N12
VDD_64 GND_68 GND_138
W21 AM19 N14
VDD_65 GND_69 GND_139
W23 AM22 N16
VDD_66 GND_70 GND_140
C8718
SC22U4V3MX-GP
DY

C8719
SC22U4V3MX-GP
DY

C8720
SC22U4V3MX-GP
DY

C8721
SC22U4V3MX-GP
DY

Y13
VDD_67
Y15
VDD_68
1

Y17
VDD_69 N14P-GS-A1-GP
Y18
VDD_70
Y20 71.0N14P.00U Muxless
2

VDD_71
Y22
VDD_72

N14P-GS-A1-GP
Muxless
71.0N14P.00U
VGA1I 9 OF 17
9/17 XVDD

CONFIGURABLE
POWER
CHANNELS
U1
XVDD_1
U2
XVDD_2
U3
XVDD_3
U4
XVDD_4
U5
XVDD_5
U6
B XVDD_6 B
U7
XVDD_7
U8
XVDD_8

VGA1E 5 OF 17 V1
XVDD_9
17/17 NC/VDD33 V2
XVDD_10
V3
GK208 3D3V_VGA_S0 XVDD_11
GK107 V4
GF117 XVDD_12
V5
XVDD_13
AJ28 3V3MISC J8 V6
NC#AJ28 3V3MISC_1 XVDD_14
C15 3V3MISC K8 V7
NC#C15 3V3MISC_2 XVDD_15
C8722
SC1U6D3V2KX-L-1-GP
Muxless

C8723
SC1U6D3V2KX-L-1-GP
Muxless

C8724
SCD1U10V2KX-L1-GP
Muxless

C8725
SCD1U10V2KX-L1-GP
Muxless

C8726
SCD1U10V2KX-L1-GP
Muxless

C8727
SC4D7U6D3V3KX-L-GP
Muxless

D19 V8
NC#D19 XVDD_16
D20 L8
NC#D20 VDD33_1
1

D23 M8
NC#D23 VDD33_2
D26 W2
NC#D26 XVDD_17
H31 W3
2

NC#H31 XVDD_18
V32 W4
NC#V32 XVDD_19
W5
XVDD_20
AC6 W7
DNU#AC6 DO NOT XVDD_21
AJ4 W8
DNU#AJ4 CONNECT XVDD_22
AJ5
DNU#AJ5 THESE
AL11
DNU#AL11 PINS
T8
DNU#T8
Y1
N14P-GS-A1-GP XVDD_23
Y2
XVDD_24
Muxless XVDD_25
Y3
71.0N14P.00U Y4
XVDD_26
Y5
XVDD_27
Y6
XVDD_28
Y7
XVDD_29
Y8
XVDD_30

AA1
XVDD_31
AA2
XVDD_32
AA3
XVDD_33
AA4
XVDD_34
XVDD_35 AA5
A AA6 A
XVDD_36
XVDD_37 AA7
AA8 Wistron Confidential document, Anyone can not
XVDD_38 Duplicate, Modify, Forward or any other purpose
N14P-GS-A1-GP application without get Wistron permission
UMA C
Muxless
71.0N14P.00U
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (POWER/GND)
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 87 of 103
5 4 3 2 1
5 4 3 2 1

1D5V_VGA_S0
1D5V_VGA_S0
VRAM2
VRAM1 MDA[63..0] 85,89
K8 E3 MDA26
MDA[63..0] 85,89 VDD DQL0
K8 E3 MDA23 K2 F7 MDA27
VDD DQL0 MDA19 VDD DQL1 MDA28
K2 VDD DQL1 F7 N1 VDD DQL2 F2
N1 F2 MDA22 R9 F8 MDA30
VDD DQL2 MDA16 VDD DQL3 MDA24
R9 VDD DQL3 F8 B2 VDD DQL4 H3
B2 H3 MDA21 D9 H8 MDA31
VDD DQL4 MDA18 VDD DQL5 MDA25
D D9 VDD DQL5 H8 G7 VDD DQL6 G2 D
G7 G2 MDA20 R1 H7 MDA29
VDD DQL6 MDA17 VDD DQL7
R1 VDD DQL7 H7 N9 VDD
N9 D7 MDA7
VDD MDA12 DQU0 MDA0
DQU0 D7 A8 VDDQ DQU1 C3
A8 C3 MDA8 A1 C8 MDA6
VDDQ DQU1 MDA15 VDDQ DQU2 MDA2
A1 VDDQ DQU2 C8 C1 VDDQ DQU3 C2
C1 C2 MDA10 C9 A7 MDA4
VDDQ DQU3 MDA13 VDDQ DQU4 MDA3
C9 VDDQ DQU4 A7 D2 VDDQ DQU5 A2
D2 A2 MDA9 E9 B8 MDA5
VDDQ DQU5 MDA14 VDDQ DQU6 MDA1
E9 VDDQ DQU6 B8 F1 VDDQ DQU7 A3
F1 A3 MDA11 H9
VDDQ DQU7 VDDQ
H9 VDDQ H2 VDDQ DQSU C7 QSAP_0 85
H2 VDDQ DQSU C7 QSAP_1 85 DQSU# B7 QSAN_0 85
B7 QSAN_1 85 VRAM1_VREF H1
VRAM1_VREF DQSU# VREFDQ
H1 VREFDQ M8 VREFCA DQSL F3 QSAP_3 85
M8 F3 QSAP_2 85 VRAM_ZQ1 L8 G3 QSAN_3 85
VRAM_ZQ2 VREFCA DQSL ZQ DQSL#
L8 ZQ DQSL# G3 QSAN_2 85

2
ODT K1 FBA_ODT0 85
2

K1 R8803 85,89 FBA_A0 N3


ODT FBA_ODT0 85 A0
R8802 85,89 FBA_A0 N3 243R2F-2-GP 85,89 FBA_A1 P7
A0 A1
243R2F-2-GP 85,89 FBA_A1 P7 A1 VRAM_A 85,89 FBA_A2 P3 A2 CS# L2 -FBA_CS0 85
VRAM_A 85,89 FBA_A2 P3 L2 -FBA_CS0 85 85,89 FBA_A3 N2 T2 FBA_RST 85,89

1
A2 CS# A3 RESET#
85,89 FBA_A3 N2 T2 FBA_RST 85,89 85,89 FBA_A4 P8
1

A3 RESET# A4
85,89 FBA_A4 P8 A4 85,89 FBA_A5 P2 A5
85,89 FBA_A5 P2 A5 85,89 FBA_A6 R8 A6
85,89 FBA_A6 R8 A6 85,89 FBA_A7 R2 A7 NC#L9 L9
85,89 FBA_A7 R2 A7 NC#L9 L9 85,89 FBA_A8 T8 A8 NC#L1 L1
85,89 FBA_A8 T8 A8 NC#L1 L1 85,89 FBA_A9 R3 A9 NC#J9 J9
85,89 FBA_A9 R3 A9 NC#J9 J9 85,89 FBA_A10 L7 A10/AP NC#J1 J1
85,89 FBA_A10 L7 A10/AP NC#J1 J1 85,89 FBA_A11 R7 A11
C 85,89 FBA_A11 R7 A11 85,89 FBA_A12 N7 A12/BC# C
85,89 FBA_A12 N7 A12/BC# 85,89 FBA_A13 T3 A13 VSS J8
85,89 FBA_A13 T3 A13 VSS J8 85,89 FBA_A14 T7 A14 VSS M1
85,89 FBA_A14 T7 A14 VSS M1 85,89 FBA_A15 M7 A15 VSS M9
85,89 FBA_A15 M7 A15 VSS M9 VSS J2
VSS J2 85,89 FBA_BA0 M2 BA0 VSS P9
85,89 FBA_BA0 M2 BA0 VSS P9 85,89 FBA_BA1 N8 BA1 VSS G8
85,89 FBA_BA1 N8 BA1 VSS G8 85,89 FBA_BA2 M3 BA2 VSS B3
85,89 FBA_BA2 M3 B3 1D5V_VGA_S0 T1
BA2 VSS VSS
VSS T1 VSS A9
VSS A9 85 CLKA0 J7 CK VSS T9

1
85 CLKA0 J7 CK VSS T9 85 CLKA0# K7 CK# VSS E1
85 CLKA0# K7 E1 R8801 P1
CK# VSS 1K33R2F-GP VSS
VSS P1 85 FBA_CKE0 K9 CKE
85 FBA_CKE0 K9 CKE VRAM_A VSSQ G1
G1 F9

2
VSSQ VSSQ VRAM1_VREF
VSSQ F9 85 DQMA0 D3 DMU VSSQ E8
85 DQMA1 D3 E8 VRAM1_VREF 85 DQMA3 E7 E2
DMU VSSQ DML VSSQ

1
85 DQMA2 E7 DML VSSQ E2 1 VSSQ D8
D8 C8801 D1 C8802
VSSQ VSSQ

1
D1 R8804 SCD01U16V2KX-L1-GP L3 B9 SCD01U16V2KX-L1-GP

2
VSSQ 1K33R2F-GP 85,89 -FBA_WE W E# VSSQ
85,89 -FBA_WE L3 W E# VSSQ B9 VRAM_A 85,89 -FBA_CAS K3 CAS# VSSQ B1 VRAM_A
85,89 -FBA_CAS K3 B1 VRAM_A 85,89 -FBA_RAS J3 G9

2
CAS# VSSQ RAS# VSSQ
85,89 -FBA_RAS J3 G9
2

RAS# VSSQ
H5TQ1G63DFR-11C-GP
H5TQ1G63DFR-11C-GP
VRAM_A
VRAM_A
72.51G63.H0U
B 72.51G63.H0U B

1D5V_VGA_S0 1D5V_VGA_S0
1D5V_VGA_S0
C8803
SCD1U10V2KX-L-GP
VRAM_A

C8804
SCD1U10V2KX-L-GP
VRAM_A

C8805
SCD1U10V2KX-L-GP
VRAM_A

C8806
SCD1U10V2KX-L-GP
VRAM_A

C8807
SCD1U10V2KX-L-GP
VRAM_A

C8809
SCD1U10V2KX-L-GP
VRAM_A

C8810
SCD1U10V2KX-L-GP
VRAM_A

C8811
SCD1U10V2KX-L-GP
VRAM_A

C8812
SCD1U10V2KX-L-GP
VRAM_A

C8813
SCD1U10V2KX-L-GP
VRAM_A
FOR VRAM1
1

1
C8808
SC10U6D3V3MX-L-GP
FOR VRAM2
2

2
VRAM_A

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
A
application without get Wistron permission A
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM1,2 (1/4)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 88 of 103

5 4 3 2 1
5 4 3 2 1

1D5V_VGA_S0
1D5V_VGA_S0
VRAM3
MDA[63..0] 85,88 VRAM4
K8 E3 MDA58 MDA[63..0] 85,88
VDD DQL0 MDA57 MDA43
K2 VDD DQL1 F7 K8 VDD DQL0 E3
N1 F2 MDA62 K2 F7 MDA42
VDD DQL2 MDA60 VDD DQL1 MDA45
R9 VDD DQL3 F8 N1 VDD DQL2 F2
B2 H3 MDA63 R9 F8 MDA40
VDD DQL4 MDA61 VDD DQL3 MDA46
D9 VDD DQL5 H8 B2 VDD DQL4 H3
D G7 G2 MDA56 D9 H8 MDA41 D
VDD DQL6 MDA59 VDD DQL5 MDA44
R1 VDD DQL7 H7 G7 VDD DQL6 G2
N9 R1 H7 MDA47
VDD MDA51 VDD DQL7
DQU0 D7 N9 VDD
A8 C3 MDA53 D7 MDA33
VDDQ DQU1 MDA50 DQU0 MDA37
A1 VDDQ DQU2 C8 A8 VDDQ DQU1 C3
C1 C2 MDA52 A1 C8 MDA32
VDDQ DQU3 MDA48 VDDQ DQU2 MDA36
C9 VDDQ DQU4 A7 C1 VDDQ DQU3 C2
D2 A2 MDA54 C9 A7 MDA35
VDDQ DQU5 MDA49 VDDQ DQU4 MDA39
E9 VDDQ DQU6 B8 D2 VDDQ DQU5 A2
F1 A3 MDA55 E9 B8 MDA34
VDDQ DQU7 VDDQ DQU6 MDA38
H9 VDDQ F1 VDDQ DQU7 A3
H2 VDDQ DQSU C7 QSAP_6 85 H9 VDDQ
DQSU# B7 QSAN_6 85 H2 VDDQ DQSU C7 QSAP_4 85
VRAM3_VREF H1 B7 QSAN_4 85
VREFDQ VRAM3_VREF DQSU#
M8 VREFCA DQSL F3 QSAP_7 85 H1 VREFDQ
VRAM_ZQ3 L8 G3 QSAN_7 85 M8 F3 QSAP_5 85
ZQ DQSL# VRAM_ZQ4 VREFCA DQSL
L8 ZQ DQSL# G3 QSAN_5 85
ODT K1 FBA_ODT1 85
2

85,88 FBA_A0 N3 A0 ODT K1 FBA_ODT1 85

2
R8901 85,88 FBA_A1 P7 85,88 FBA_A0 N3
A1 R8904 A0
243R2F-2-GP 85,88 FBA_A2 P3 A2 CS# L2 -FBA_CS1 85 85,88 FBA_A1 P7 A1
VRAM_A 85,88 FBA_A3 N2 A3 RESET# T2 FBA_RST 85,88 243R2F-2-GP 85,88 FBA_A2 P3 A2 CS# L2 -FBA_CS1 85
85,88 FBA_A4 P8 VRAM_A 85,88 FBA_A3 N2 T2
1

A4 A3 RESET# FBA_RST 85,88


85,88 FBA_A5 P2 85,88 FBA_A4 P8

1
A5 A4
85,88 FBA_A6 R8 A6 85,88 FBA_A5 P2 A5
85,88 FBA_A7 R2 A7 NC#L9 L9 85,88 FBA_A6 R8 A6
85,88 FBA_A8 T8 A8 NC#L1 L1 85,88 FBA_A7 R2 A7 NC#L9 L9
85,88 FBA_A9 R3 A9 NC#J9 J9 85,88 FBA_A8 T8 A8 NC#L1 L1
C 85,88 FBA_A10 L7 A10/AP NC#J1 J1 85,88 FBA_A9 R3 A9 NC#J9 J9 C
85,88 FBA_A11 R7 A11 85,88 FBA_A10 L7 A10/AP NC#J1 J1
85,88 FBA_A12 N7 A12/BC# 85,88 FBA_A11 R7 A11
85,88 FBA_A13 T3 A13 VSS J8 85,88 FBA_A12 N7 A12/BC#
85,88 FBA_A14 T7 A14 VSS M1 85,88 FBA_A13 T3 A13 VSS J8
85,88 FBA_A15 M7 A15 VSS M9 85,88 FBA_A14 T7 A14 VSS M1
VSS J2 85,88 FBA_A15 M7 A15 VSS M9
85,88 FBA_BA0 M2 BA0 VSS P9 VSS J2
85,88 FBA_BA1 N8 G8 1D5V_VGA_S0 85,88 FBA_BA0 M2 P9
BA1 VSS BA0 VSS
85,88 FBA_BA2 M3 B3 85,88 FBA_BA1 N8 G8
BA2 VSS BA1 VSS
T1 85,88 FBA_BA2 M3 B3
VSS BA2 VSS

1
A9 T1
VSS R8902 VSS
85 CLKA1 J7 T9 A9
CK VSS 1K33R2F-GP VSS
85 CLKA1# K7 E1 85 CLKA1 J7 T9
CK# VSS CK VSS
VSS
P1 VRAM_A 85 CLKA1# K7
CK# VSS
E1
85 FBA_CKE1 K9 P1

2
CKE VSS
G1 85 FBA_CKE1 K9
VSSQ VRAM3_VREF CKE VRAM3_VREF
F9 G1
VSSQ VSSQ
85 DQMA6 D3 E8 F9
DMU VSSQ VSSQ

1
85 DQMA7 E7 E2 85 DQMA4 D3 E8
DML VSSQ DMU VSSQ

1
D8 R8903 C8902 85 DQMA5 E7 E2 C8903
VSSQ 1K33R2F-GP SCD01U16V2KX-L1-GP DML VSSQ SCD01U16V2KX-L1-GP
D1 D8

2
VSSQ VSSQ
85,88 -FBA_WE L3 B9 VRAM_A VRAM_A D1 VRAM_A

2
WE# VSSQ VSSQ
85,88 -FBA_CAS K3 B1 85,88 -FBA_WE L3 B9

2
CAS# VSSQ WE# VSSQ
85,88 -FBA_RAS J3 G9 85,88 -FBA_CAS K3 B1
RAS# VSSQ CAS# VSSQ
85,88 -FBA_RAS J3 G9
RAS# VSSQ
H5TQ1G63DFR-11C-GP
H5TQ1G63DFR-11C-GP
B VRAM_A B
VRAM_A
72.51G63.H0U
1D5V_VGA_S0 72.51G63.H0U
1D5V_VGA_S0

1D5V_VGA_S0
C8901
SCD1U10V2KX-L-GP
VRAM_A

C8904
SCD1U10V2KX-L-GP
VRAM_A

C8905
SCD1U10V2KX-L-GP
VRAM_A

C8906
SCD1U10V2KX-L-GP
VRAM_A

C8907
SCD1U10V2KX-L-GP
VRAM_A

C8908
SCD1U10V2KX-L-GP
VRAM_A

C8909
SCD1U10V2KX-L-GP
VRAM_A

C8910
SCD1U10V2KX-L-GP
VRAM_A

C8911
SCD1U10V2KX-L-GP
VRAM_A

C8912
SCD1U10V2KX-L-GP
VRAM_A
FOR VRAM3
1

1
FOR VRAM4
2

2
1

C8913
SC10U6D3V3MX-L-GP
2

VRAM_A

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM3,4 (2/4)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 89 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
A A
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 90 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C
A A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)
Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 91 of 103

5 4 3 2 1
5 4 3 2 1

DCBATOUT PWR_DCBATOUT_VGA_CORE
DCBATOUT PWR_DCBATOUT_VGA_CORE
PG9201 Main source 2nd source
1 2 PG9209
1 2
GAP-CLOSE-PWR 84.03664.037
PG9202 PU9201 PWR_DCBATOUT_VGA_CORE GAP-CLOSE-PWR
1 2 FDMS3664S PG9210
84.03664.037 1 2
D GAP-CLOSE-PWR PU9202 D
PG9203
FDMS3664S GAP-CLOSE-PWR
1 2 84.03664.037 Muxless Muxless PG9211

1
PU9203 PC9204 PC9202 PC9203 1 2
FDMS3664S

SC10U25V5KX-GP

SC10U25V5KX-GP
GAP-CLOSE-PWR SA_20121029-1

SCD1U50V3KX-L-GP
PG9204 EC9201 EC9202 84.03664.037 GAP-CLOSE-PWR

2
SCD1U50V3KX-L-GP

SCD1U50V3KX-L-GP
1 2 PU9204 Muxless PG9212
FDMS3664S
DY Muxless 1 2

2
GAP-CLOSE-PWR
PG9205 PU9202 2 PU9203 2 GAP-CLOSE-PWR
1 2 3 3 PG9213
1 4 1 4 1 2
GAP-CLOSE-PWR 10 10
PG9206 9 9 GAP-CLOSE-PWR
1 2 5V_S0 7 7
8 6 8 6
GAP-CLOSE-PWR 5 5

1
PG9207 SB_20121105-1
1 2 PR9201 Mag. 1.0uH 10*10*4
2D2R3J-2-GP
GAP-CLOSE-PWR FDMS3600-02-RJK0215-COLAY-GP FDMS3600-02-RJK0215-COLAY-GP DCR=2.9~3.3mohm
Muxless
PG9208 1st = 84.03664.037 1st = 84.03664.037 Idc=18A, Isat=36A

2
1 2 2nd = 84.08107.B37 2nd = 84.08107.B37 VGA_CORE
79.68612.3BL VGA_PVCC 3rd = 84.00920.037 3rd = 84.00920.037
GAP-CLOSE-PWR
PC9201

1
SE68U25VM-6-GP

PT9201 PL9201
1

2 1PWR_VGA_CORE_TON_1 PC9205 1 2
DY PU9201 SCD1U16V3KX-3GP IND-D68UH-36-GP
modify schematic

2
Muxless SCD1U50V3KX-L-GP RT8812AGQW-GP Muxless 68.R681A.10A
2

74.08812.073 PR9202 2nd = 68.R6810.20J Wayler , 2013-0315

18
1 2 PWR_VGA_CORE_UGATE1_R Muxless
PR9203 PR9204 0R0603-PAD

PVCC
2D2R2F-GP
Muxless 499KR2F-1-GP Design Current
PWR_DCBATOUT_VGA_CORE 1 2 1 2
MuxlessPWR_VGA_CORE_TON 9 2 PWR_VGA_CORE_UGATE1 = 26A
TON UGATE1
SA_20121003 OCP> 39A
PR9206
C 3D3V_VGA_S0 PR9205 1 2 13 1 PWR_VGA_CORE_BOOT1
1 2 PWR_VGA_CORE_BOOT1_1
1 2 C
PGOOD BOOT1 0R3J-L1-GP PC9206 SCD1U50V3KX-L-GP PWR_DCBATOUT_VGA_CORE
Muxless
10KR2J-L-GP Muxless
PWR_VGA_CORE_EN 3 20 PWR_VGA_CORE_PHASE1
22,27,93 DGPU_PWROK EN PHASE1

PWR_VGA_CORE_PSI 4 Muxless 19 PWR_VGA_CORE_LGATE1


PSI LGATE1
86 VGA_CORE_VID 1 PR9207 2 Muxless Muxless

1
0R0402-PAD 1 PR9208 2 Muxless PC9208 PC9209 PC9211
OCP setting

SC10U25V5KX-GP

SC10U25V5KX-GP

SCD1U50V3KX-L-GP
1 DY 2 9K31R2F-GP

2
PC9207 PWR_VGA_CORE_VID 5 14 PWR_VGA_CORE_UGATE2
1 PR9209 2 PWR_VGA_CORE_UGATE2_R PU9204 2 PU9205 2 Muxless
SC1000P50V3JN-GP-U VID UGATE2 0R3J-L1-GP 3 3
DY 1 4 1 4
PWR_VGA_CORE_RGND 1 2 PWR_VGA_CORE_VREF 8 15 PWR_VGA_CORE_BOOT2 1 PR9210 2 10 10
PC9210 SCD1U10V2KX-L-GP VREF BOOT2 0R3J-L1-GP

PWR_VGA_CORE_BOOT2_1
9 9
7 7
1

PWR_VGA_CORE_REFIN7 16 PWR_VGA_CORE_PHASE2 8 6 8 6
PR9211 REFIN PHASE2
5 5
20KR2F-L3-GP
Muxless PWR_VGA_CORE_REFADJ
6 17 PWR_VGA_CORE_LGATE2 Mag. 1.0uH 10*10*4
REFADJ LGATE2
2

PR9212
DCR=2.9~3.3mohm
2

FDMS3600-02-RJK0215-COLAY-GP FDMS3600-02-RJK0215-COLAY-GP
20KR2F-L3-GP
PWR_VGA_CORE_SS 11 12 PWR_VGA_CORE_VSNS 1st = 84.03664.037 1st = 84.03664.037 Idc=18A, Isat=36A
PR9213 Muxless SS VSNS
2nd = 84.08107.B37 2nd = 84.08107.B37
2

2KR2F-3-GP 3rd = 84.00920.037 3rd = 84.00920.037


1

1
1 2PWR_VGA_CORE_VREF_R PC9212 DY 21 10 PWR_VGA_CORE_RGND PC9213 PL9202
GND RGND Muxless DY 1 2
1

SCD1U50V3KX-L-GP
Muxless SC1000P50V3JN-GP-U IND-D68UH-36-GP
modify schematic

2
Muxless SA_20121029-1 68.R681A.10A
2nd = 68.R6810.20J Wayler , 2013-0315
1

3D3V_VGA_S0
PC9214
Muxless
SC2700P50V2KX-1-GP
2

Muxless Muxless
PWR_VGA_CORE_RGND VGA_CORE
10KR2J-L-GP VGA_CORE
B PR9214 B
2
1

1
PC9215 86 VGA_CORE_PSI 1 PR9215 2 PWR_VGA_CORE_PSI
PR9216 0R0402-PAD PR9217 Muxless Muxless

1
18KR2F-GP DY 100R2F-L1-GP-U PT9202 PT9203
2

SE390U2D5VM-13-GP

SE390U2D5VM-13-GP
Muxless SCD01U16V2KX-L1-GP Muxless
1

ESR=6mohm

ESR=6mohm

ESR=6mohm
PC9216 PR9219 77.53971.02L
2

2
DY PR9218 0R0402-PAD 2nd = 77.53971.01L
SCD1U50V3KX-L-GP

10KR2J-L-GP 1 2
2

NVVDD_SENSE 83
PWR_VGA_CORE_RGND

PWR_VGA_CORE_RGND

DY Muxless
1 PC9218
2

DY
PC9217 SC47P50V2JN-3GP
2

SC47P50V2JN-3GP PR9220
2

0R0402-PAD 77.53971.02L
3D3V_VGA_S0 1 2 2nd = 77.53971.01L
NVGND_SENSE 83
Muxless Muxless
PR9221
1

1
10KR2J-L-GP PC9219 -SB 20121116-2
1 2 PWR_VGA_CORE_EN DY PR9222
SC47P50V2JN-3GP 100R2F-L1-GP-U
2

Muxless Muxless
1

PC9220
93 DGPU_PWR_EN 1 2 DGPU_PWR_EN_D1
1 2
SCD1U50V3KX-L-GP

PR9223 DY
2

0R3J-L1-GP 3 Muxless
2
DY
modify schematic PD9201
BAW56-5-GP
modify schematic

A A
Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8812A_VGA_CORE
Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 92 of 103
5 4 3 2 1
5 4 3 2 1

SY8208D for VGA_1D5V(For VRAM GDDR3) 1D5V_VGA_S0

PG9304
VGA1D5V_PWR

1 2
DCBATOUT PWR_DCBATOUT_VGA1D5V
GAP-CLOSE-PWR
PG9305
1 2

PG9301 GAP-CLOSE-PWR
1 2 PG9306
1 2

1
GAP-CLOSE-PWR PT9301
PG9302 DY 77.52271.09L GAP-CLOSE-PWR
1 2 2ND = 77.52271.07L PG9307

2
3rd = 77.52271.12L 1 2
GAP-CLOSE-PWR
PG9303 SE220U6D3VM-30-GP GAP-CLOSE-PWR
D PG9308 D
1 2
1 2
GAP-CLOSE-PWR
-3 20130621-3 GAP-CLOSE-PWR
PG9309
1 2
PWR_DCBATOUT_VGA1D5V
GAP-CLOSE-PWR
SB_201211105-1 PG9310
1 2
1

1
PC9301 PC9302 PC9303 GAP-CLOSE-PWR
PU8301 change to 74.08208.K73
SC4D7U25V5KX-L2-GP

SC4D7U25V5KX-L2-GP

SCD01U50V2KX-L-GP
Iomax =
2

2
OCP setting Freq=800KHz
High 16A Muxless Muxless Muxless PU9301
Mag. 7*7*3 6A
DCR: 5.0~5.5mOhm
Float 12A
OCP >8A
3D3V_S0 PC9304 Idc : 15.5 A , Isat : 25A
SCD1U25V3KX-L-GP VGA1D5V_PWR
Low 8A SA_20121105-1
PL9301
8 6 1 PR9303 2 PWR_VGA1D5V_BOOT_R
PWR_VGA1D5V_BOOT 1 2 Muxless
IN BS
2

2D2R3F-L-GP 1 2
PR9301 Muxless IND-D68UH-36-GP
10KR2J-L-GP Muxless 68.R681A.10A Muxless
Muxless 10 PWR_VGA1D5V_PHASE 2nd = 68.R6810.20J DY
LX

1
PC9309
1

1
Muxless PC9305 PC9306 PC9307 PC9308
3D3V_S0

SCD1U50V3KX-L-GP
Muxless 1D5V_VGA_PG 2 4 PWR_VGA1D5V_VFB PG9311

2
PG FB

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP

SC22U6D3V5MX-L3-GP
0R2J-L-GP
PR9302 1 2 PWR_VGA1D5V_IMAX 3 7 PWR_VGA1D5V_BYP 1 PR9304 2 GAP-CLOSE-PWR-3-GP
OCP setting

1 PWR_VGA1D5V_VFB_R
2
ILMT BYP 0R0402-PAD
DGPU_PWROK_1D5V 1
ENable EN
SB_201211105-1 9 5 PWR_VGA1D5V_LDO
GND LDO PC9310

SC1U6D3V2KX-L-1-GP
1
SY8208DQNC-GP-U Muxless Muxless Muxless
PC9311

SC1U6D3V2KX-L-1-GP
74.08208.K73

2
1
Muxless SA_20121029-1

1
PR9305

2
C C
Muxless 150KR2F-L-GP PC9312
R1 SC220P50V2JN-3GP

2
MUXLESS

2
EA40-HW SB
EA40-HW SB PWR_VGA1D5V_VFB
Muxless

1
PR9306
100KR2F-L3-GP R2
Muxless

2
Vo=0.6x(1+R1/R2)
=0.6x(1+150/100)
=1.5

3D3V_S0 to 3D3V_VGA_S0
1D05V_VTT 1D05V_VTT to 1D05V_VGA_S0

5V_S0 1D05V_VGA_S0
U9302
3D3V_S0
15 PG9312
GND 1D05V_VGA_OUT2
1 14 1 2
VIN1#1 VOUT1#14
2 13
VIN1#2 VOUT1#13
22,27,92 DGPU_PWROK 1 R9304 2 DGPU_PWROK_1 3 12 VTT_CT_105VC_2 GAP-CLOSE-PWR
0R0402-PAD ON1 CT1 3D3V_VGA_S0
4 11
DGPU_PWR_EN VBIAS GND VTT_CT_3VC_1 PG9313
5 10
ON2 CT2 3D3V_VGA_OUT1 PG9314
6 9 1 2
VIN2#6 VOUT2#9 C9304
7 8 1 2
VIN2#7 VOUT2#8 GAP-CLOSE-PWR
B B
1

SCD1U10V2KX-L1-GP
C9302 C9303 GAP-CLOSE-PWR
SC1KP50V2KX-L-1-GP

SC1KP50V2KX-L-1-GP

2
TPS22966DPUR-GP DY DY
2

74.22966.093 Muxless PG9315


1
1

C9305 C9306 1 2
SC1U10V2KX-1GP

SC1U10V2KX-1GP

Muxless Muxless C9307

SCD1U10V2KX-L1-GP
GAP-CLOSE-PWR
2

2
1
3D3V_S0
1

R9302
10KR2F-L1-GP
Muxless
1 R9303 2 DGPU_PWR_EN_G G
2

18 DGPU_PWR_EN# 0R0402-PAD
D DGPU_PWR_EN
DGPU_PWR_EN 92
1

C9308 S
SC1KP50V2KX-L-1-GP

DY
Q9301
2

2N7002K-2-GP
84.2N702.J31
2ND = 84.2N702.031
Muxless

R9314 1 2
NON_GC6 0R2J-L-GP SB_201211105-1
D9301
22,27,92 DGPU_PWROK 1 R9312 2DGPU_PWROK_2 1
A 0R0402-PAD A
3 DGPU_PWROK_1D5V
1

C9316 2 Wistron Confidential document, Anyone can not


27,85,86 EC_FB_CLAMP
SC1KP50V2KX-L-1-GP

DY Duplicate, Modify, Forward or any other purpose


BAT54C-12-GP R9313
2

Muxless_GC6 100KR2J-4-GP application without get Wistron permission


Muxless_CG6 UMA C
2

75.00054.A7D
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE VGA POWER


Size Document Number Rev
Custom
EA40_CX -3
Date: Friday, June 21, 2013 Sheet 93 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

A
Wistron Corporation A
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS_Switch
Size Document Number Rev
A4
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 94 of 103
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT_Switch
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 95 of 103
5 4 3 2 1
5 4 3 2 1

SSID = SDIO

D D

C C

B B

A A

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL
Size Document Number Rev
A2
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 96 of 103
5 4 3 2 1
5 4 3 2 1

Check test point


DCBATOUT

H3 H1 H2 H10 H5
3D3V_S0 1 AFTP1
SA_201210126-1
-1_20130315_EMI

HOLE355X355R111-S1-GP
HOLE394R115-1-GP HOLE394R115-1-GP HOLE394R115-1-GP HOLE394R115-1-GP H9 H6 3D3V_AUX_S5 1 AFTP7
HOLE335R115-GP HOLE335R115-GP BT+ PWR_VCCCORE1_DCBATOUT PWR_GFXCORE1_DCBATOUT PWR_DCBATOUT_VDDQ
3D3V_S5 1 AFTP8

EC9701

EC9702

EC9703

EC9704

EC9705

EC9706

EC9707

EC9708

EC9709

EC9710
5V_S5 1 AFTP9

EC9711

EC9713

EC9737

EC9715

EC9719
DY DY DY DY DY DY
1

1
1 AFTP10

1
19,27 PM_PWRBTN#
DY

2
5,22,36 H_CPUPWRGD 1 AFTP11

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

2
1 AFTP12
27,36 S5_ENABLE

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP

SCD1U25V3KX-L-GP
1 AFTP13

D
ZZ.00PAD.D01 ZZ.00PAD.571 5,18,27,31,36,65,71,77,83 PLT_RST#
D
zz.00pad.2n1
-SB 20121113-2 放 放 Dimm Door打
Test Point放 打打打打打打

H7 H8 HS1 HS2 HS3 HS4 HS5 5V_S0


HT65B85X925R29-S-GP HT65B85X925R29-S-GP STF236R128H34-2-GP STF236R128H34-2-GP STF236R128H34-2-GP STF236R128H34-2-GP STF236R128H34-2-GP 5V_S5
SPR1 VGA_CORE VCC_CORE VCC_GFXCORE 1D35V_S3 1D35V_S3

EC9712

EC9714

EC9716

EC9717

EC9718

EC9726

EC9727

EC9728

EC9729

EC9730
SPRING-97-GP

EC9720

EC9721

EC9722

EC9723

EC9724

EC9725
AD_JK 1 AFTP2
DY DY DY DY DY DY DY DY DY DY
1

1
AD_JK 1 AFTP3 DY DY DY DY DY DY

1
SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP
1

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP
1 AFTP5

2
2

2
1 AFTP6

DC IN connector
ZZ.00PAD.E01 34.4QP10.101 -3 20130619-1
34.15F09.002

1 AFTP30 3D3V_S5 3D3V_S0


BT+
1 AFTP29 0D675V_S0
BT+

EC9731

EC9732

EC9733

EC9734

EC9735
39 BAT_IN#_1 1 AFTP44

EC9736
1 AFTP45
39 BAT_SCL_1
1 AFTP46 DY DY DY DY DY
39 BAT_SDA_1

1
39 BAT_G 1 AFTP50 DY

1
SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP

SCD1U10V2KX-L1-GP
2

2
1 AFTP25

2
1 AFTP28
1 AFTP94
31,74 SD_DATA0
1 AFTP96 1 AFTP56 AFTE14P-GP

C
31,74 SD_DATA1 27,28 FAN1_PWM
Battery connector C
1 AFTPB0 5V_S0 1 AFTP57 AFTE14P-GP
31,74 SD_DATA2

31,74 SD_DATA3 1 AFTPB1 28 FAN_TACH1_C 1 AFTP58 AFTE14P-GP

1 AFTPB2
CARD_3V3
FAN connector
1 AFTPB3 SA_201210124-1
31,74 SD_CMD
1 AFTP39
29,58 AUD_SPK1_L-
1 AFTPB4
31,74 SD_CLK
1 AFTP40
29,58 AUD_SPK1_L+
1 AFTPB5
74 SD_WP_Q
1 AFTP41
29,58 AUD_SPK1_R-
1 AFTPB6
74 SD_CD#_Q
DCBATOUT_LCD 1 AFTP26 1 AFTP42
29,58 AUD_SPK1_R+
1 AFTP27
DCBATOUT_LCD
Speaker connector
1 AFTP21

Card reader connector 1 AFTP24


1 AFTP90
29,58 AUD_HP1_JACK_L2
1 AFTP43
29,58 AUD_HP1_JACK_R2
1 AFTP22
49 BLON_OUT_C
1 AFTP91
29,58 AUD_HP1_JD#
1 AFTP20
49 LCD_BRIGHTNESS
1 AFTP92
29,58 COMBO_MIC
1 AFTPB7
59 RJ45_1 AFTP34
49 DP_HPD0_C 1
1 AFTPB8
59 RJ45_2 AFTP23
1
59 RJ45_3
1 AFTPB9
LCDVDD
Lout connector
1 AFTPC0
59 RJ45_4
1 AFTPC1 1 AFTP32
59 RJ45_5 49 DP_TXN1_CPU_C
1 AFTP64
27,69 KCOL0
1 AFTPC2
59 RJ45_6 AFTP33 AFTP65
49 DP_TXP1_CPU_C 1 27,69 KCOL1 1
1 AFTPC3
59 RJ45_7 AFTP66
27,69 KCOL2 1
1 AFTPC4 1 AFTP36
59 RJ45_8 49 DP_TXN0_CPU_C
1 AFTP67
27,69 KCOL3
1 AFTPC5 1 AFTP37 1 AFTP68
31,59 LAN_ACT_LED# 49 DP_TXP0_CPU_C 27,69 KCOL4
1 AFTPC6 1 AFTP69
31,59 10M/100M/1G_LED# 27,69 KCOL5
1 AFTP47
B 49 DP_AUXP_CPU_C B
1 AFTPC7 1 AFTP70
59 CONN_PWR 27,69 KCOL6
1 AFTPC8 1 AFTP48 1 AFTP71
59 CONN_PWR2 49 DP_AUXN_CPU_C 27,69 KCOL7
1 AFTP72
27,69 KCOL8
LAN_RJ45 connector EDP+MIC+TOUCH connector 27,69 KCOL9 1 AFTP73

1 AFTP74
27,69 KCOL10
1 AFTP75
27,69 KCOL11
1 AFTP76
27,69 KCOL12
1 AFTP35
29,49 INT_MIC_L_R
1 AFTP77
27,69 KCOL13
1 AFTP78
27,69 KCOL14
-3 20130619-1
AMIC 27,69 KCOL15 1 AFTP79

1 AFTP80
27,69 KCOL16
5V_USB 1 AFTP93 1 AFTP98
69 TP_DATA
1 AFTP81
27,69 KCOL17
5V_USB 1 AFTPA3 1 AFTPA0
69 TP_CLK
1 AFTPA8 1 AFTP95 1 AFTP82
69 SWR 27,69 KROW0
1 AFTPA9 1 AFTP97 1 AFTP83
69 SWL 27,69 KROW1
1 AFTP84
27,69 KROW2
1 AFTPD3
18,82 USB_PN9
3D3V_S0 1 AFTP49 1 AFTP85
27,69 KROW3
1 AFTPD4
18,82 USB_PP9
-SB 201211119-2 1 AFTP86
27,69 KROW4
1 AFTPD1
18,82 USB_PN2
1 AFTP87
27,69 KROW5
1 AFTPD2
18,82 USB_PP2
1 AFTP88
27,69 KROW6
-2 20130506-1 SA_201210118-1
Touch Pad connector 27,69 KROW7 1 AFTP89

USBBD connector Normal KB connector

A 1 AFTPD5 A

1 AFTPD6 1 AFTP31
27,29,68 KBC_PWRBTN#
1 AFTPD7

1 AFTPD8 Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
For EA40_CR Dummy
SA_201210118-1 UMA C

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UNUSED PARTS/EMI Capacitors


Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 20, 2013 Sheet 97 of 103
5 4 3 2 1
5 4 3 2 1

Power Sequence
PU4601 PU4501 U4801

PM_SLP_S4# 1D5V_S3 RUNPWROK 1D05V_S0 1.05VTT_PWRGD 0D85V_S0 0D85V_S0

D 1D5V_S3 D

1D05V_VTT ALL_POWER_OK
0D75V_EN
0D75V_S0

PLT_RST#

U? U? U?
U?
ALL_POWER_OK EC S0_PWR_GOOD PCH PM_DRAM_PWRGD AND GATE VDDPWRGOOD CPU H_CPU_SVIDCLK

C C

ALL_POWER_OK

H_CPUPWRGD

U?
VCC_GFXCORE
CPU_CORE
SYS_PWROK
VCC_CORE

H_CPU_SVIDCLK U?

B IMVP_PWRGD AND GATE B

S0_PWR_GOOD

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

A UMA C A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 98 of 103
5 4 3 2 1
5 4 3 2 1

Intel-Power Up Sequence
(AC mode) red word: KBC GPIO
(DC mode) red word: KBC GPIO

+RTC_VCC
+RTC_VCC T1
T1
PCH_RTCRST#
PCH_RTCRST#
+PWR_SRC
+PWR_SRC T2
T2
+3.3V_RTC_LDO
+3.3V_RTC_LDO
T3 KBC GPIO36 control
D Press Power button D
S5_ENABLE KBC_PWRBTN_EC# KBC_PWRBTN_EC# GPIO3
T4
+5V_ALW EC_ENABLE# (GPIO51) keep low
T5 T3
+KBC_PWR
+3.3V_ALW T4 KBC GPIO36 control
T6
S5_ENABLE
+5VALW_PCH_VCC5REFSUS T5
+5V_ALW
T6 +5V_ALW & +3.3V_ALW need meet 0.7V difference
+15V_ALW T7
T8 TPS51125 to KBC GPIO46 +3.3V_ALW
T7 +5V_ALW & +3.3V_ALW need meet 0.7V difference
3V_5V_POK
PCH to KBC GPI94 +5VALW_PCH_VCC5REFSUS
SUS_PWR_DN_ACK T9
KBC GPIO43 to PCH +15V_ALW T8
T10 T9 TPS51125 to KBC GPIO46
PCH_RSMRST#(EC Delay 40ms) >10ms
T11 PCH to KBC GPIO00 3V_5V_POK
T10 KBC GPO84 to PCH
PCH_SUSCLK_KBC
PM_PWRBTN#
AC_PRESENT_EC T12 <200ms PCH to KBC GPI94
SUS_PWR_DN_ACK T11
KBC GPIO43 to PCH
PCH_RSMRST# T12 >10ms
T13 PCH to KBC GPIO01
Press Power button
PCH_SUSCLK_KBC
AC KBC_PWRBTN_EC# KBC_PWRBTN_EC# GPIO3
3V_5V_POK
T13 KBC GPO84 to PCH DC PCH_RSMRST#
AC PM_PWRBTN# T14

PM_SLP_S4#
AC PM_PWRBTN# T15
T14 PM_SLP_S3# >30us
T16 KBC GPO16 to LAN
PM_LAN_ENABLE
PM_SLP_S4# T17
T15
+3.3V_LAN
PM_SLP_S3# >30us
C
T16 KBC GPO16 to LAN C
+1.5V_SUS T18
PM_LAN_ENABLE
T17
+V_DDR_REF(0.9V) T19
+3.3V_LAN +5V_RUN & +3.3V_RUN need meet 0.7V difference
+5V_RUN T20
+1.5V_SUS T18
+3.3V_RUN T21
+V_DDR_REF(0.9V) T19 T22
+5V_RUN & +3.3V_RUN need meet 0.7V difference
+5VS_PCH_VCC5REF
+5V_RUN T20
+1.5V_RUN T23 H_PWRGD
+3.3V_RUN T21 T25 >1ms
T22
+1.8V_RUN T24
+5VS_PCH_VCC5REF KBC GPIO71 to RT8208B
GFX_CORE_EN(Discrete only) T26
+1.5V_RUN T23 H_PWRGD
T25 >1ms T27
+VGA_CORE(Discrete only)
+1.8V_RUN T24 T28 KBC GPIO30 to APL5930
KBC GPIO71 to RT8208B 1.0V_RUN_VGA_EN(Discrete only)
GFX_CORE_EN(Discrete only)------Delay 5ms T26
T29
T27 +1.0V_RUN_VGA(Discrete only)
+VGA_CORE(Discrete only) T30 KBC GPIO66 to APL5930
T28 KBC GPIO30 to APL5930 1.8V_VGA_RUN_EN(Discrete only)
1.0V_RUN_VGA_EN(Discrete only)------Delay 4ms
T31
T29 +1.8V_RUN_VGA(Discrete only)
+1.0V_RUN_VGA(Discrete only) T32 KBC GPI95
T30 KBC GPIO66 to APL5930 +3.3V_RUN_VGA_EN(Discrete only)-->DY reserved
1.8V_VGA_RUN_EN(Discrete only)------Delay 5ms T33
T31 +3.3V_RUN_VGA(Discrete only) -->Reserved for sequence
+1.8V_RUN_VGA(Discrete only)
T32 KBC GPI95
+3.3V_RUN_VGA_EN(Discrete only)-->DY reserved RUNPWROK T34
T33
T35
+3.3V_RUN_VGA(Discrete only) -->Reserved for sequence +1.05V_VTT
T36 TPS51218 to KBC GPI34
1.5CPU_1.05VTT_PWRGD(after delay 1ms GPI96-VDDPWRGOOD_EC output for s3 reduction)
RUNPWROK T34
T37
T35 +0.75V_DDR_VTT
+1.05V_VTT
B
T36 TPS51218 to KBC GPI34 H_VTTPWRGD T38 B

1.5CPU_1.05VTT_PWRGD(after delay 1ms GPI96-VDDPWRGOOD_EC output for s3 reduction)


T37
+0.75V_DDR_VTT

H_VTTPWRGD T38
+1.05V_VTT
T39
CPU to TPS51611
GFX_VR_EN(UMA only)
+1.05V_VTT UMA GFX CORE Power
T39 T40
CPU to TPS51611 +CPU_GFX_CORE(UMA only)
GFX_VR_EN(UMA only)
T40 UMA GFX CORE Power
+CPU_GFX_CORE(UMA only)
1.5CPU_1.05VTT_PWRGD
T41 ( >99ms )
KBC GPO53 to ISL62883
IMVP_VR_ON
1.5CPU_1.05VTT_PWRGD T42
T41 ( >99ms ) CPU CORE Power
KBC GPO53 to ISL62883 +VCC_CORE <3ms
IMVP_VR_ON
T42 CLK_CPU_BCLK
CPU CORE Power CLKIN_BCLK(from CK505) stable
+VCC_CORE <3ms
43 >1ms ISL62883 to CLOCKGEN
CLK_CPU_BCLK
CLKIN_BCLK(from CK505) stable CK_PWRGD
ISL62884 to KBC GPO14
T44 >1ms
43 >1ms ISL62883 to CLOCKGEN IMVP_PWRGD T45
CK_PWRGD 1.5CPU_1.05VTT_PWRGD Delay 10ms
ISL62884 to KBC GPO14 T46 >5ms
T44 >1ms
IMVP_PWRGD T45 KBC GPIO47 to PCH
1.5CPU_1.05VTT_PWRGD Delay 10ms PM_PWROK 3ms< T47 <20ms
T46 >5ms
T48 >1ms
KBC GPIO47 to PCH +1.5V_RUN_CPU T49 >100ns
PM_PWROK 3ms< T47 <20ms PM_DRAM_PWRGD (for S3 Reduction)
T48 >1ms
+1.5V_RUN_CPU T49 >100ns
H_VTTPWRGD
A
PM_DRAM_PWRGD (for S3 Reduction) T50 >1ms A

PM_PWROK
H_VTTPWRGD T51 >1ms
T50 >1ms
+VCC_CORE
PM_PWROK 0.05ms< T52 <650ms
T51 >1ms
H_PWRGD Wistron Confidential document, Anyone can not
T53 KBC LRESET# Duplicate, Modify, Forward or any other purpose
+VCC_CORE
0.05ms< T52 <650ms PLT_RST# >1ms application without get Wistron permission
T54 KBC GPIO45
H_PWRGD UMA C
T53 KBC LRESET# PLTRST_DELAY#
T55
PLT_RST# >1ms Wistron Corporation
T54 KBC GPIO45 H_CPURST#
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
PLTRST_DELAY# Taipei Hsien 221, Taiwan, R.O.C.
T55 Title
H_CPURST# Power Sequence
Size Document Number Rev
A1
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 99 of 103
5 4 3 2 1
5 4 3 2 1

RT8812A VGA_CORE For Discrete

D D
DCBATOUT RT8207
Adapter

ISL95833HRTZ SY8208D G978F11U


P1403EV8 DDR_VREF_S3 0D675V_S0 1D35V_S3
Charger
BQ24727 VCC_CORE VCC_GFXCORE 1D05V_VTT 0D85V_S0
+AD For UMA
TPS22965
Battery
TPS22966 1D05V_VGA_S0

For Discrete
RT8223 SY8208D 1D35V_S0

C 3D3V_AUX_S5
3D3V_S5 1D5V_VGA_S0 C
5V_AUX_S5 5V_S5

For Discrete

+KBC_PWR SY6288DCAC SY6288DCAC TPS22966


TPS22966

5V_USB 5V_USB3 5V_S0


3D3V_S0

USB Power USB Power

RT9025 RT9724GB RT9025 TPS22966


B B

1D8V_S0 LCDVDD 1D5V_S0 3D3V_VGA_S0

For Discrete

Power Shape

Regulator LDO Switch

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C
A A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram


Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 100 of 103

5 4 3 2 1
A B C D E

PCH SMBus Block Diagram 3D3V_S5 3D3V_S0 KBC SMBus Block Diagram
5V_S0
‧ ‧
3D3V_S0 ‧
SRN2K2J-1-GP SRN2K2J-1-GP

DIMM 1 SRN10KJ-5-GP

1 SMBCLK SMB_CLK
‧ ‧PCH_SMBCLK 1

SMBDATA SMB_DATA
‧ ‧ PCH_SMBDATA
SCL

SDA
TouchPad Conn.
3D3V_S5
PSDAT1 TPDATA
‧ TPDATA TPDATA

SMBus Address:A0 PSCLK1 TPCLK


‧ TPCLK TPCLK
2N7002SPT
‧ 3D3V_AUX_KBC
SRN2K2J-8-GP


SML1CLK SML1_CLK
SRN4K7J-8-GP
SML1DATA SML1_DATA To KBC & eDP DIMM 2
3D3V_S5 ‧PCH_SMBCLK SCL SRN100J-3-GP Battery Conn.
SML0CLK SML0_CLK
‧ PCH_SMBDATA SDA
GPIO17/SCL1 BAT_SCL BATA_SCL_1 CLK_SMB

SML0DATA SML0_DATA GPIO22/SDA1 BAT_SDA BATA_SDA_1 DAT_SMB SMBus address:16


‧ SMBus Address:A4
SRN2K2J-1-GP
3D3V_S0 G-Sensor BQ24745
‧ ‧PCH_SMBCLK SCLK
KBC SCL

SDA SMBus address:12


PCH ‧ PCH_SMBDATA SDATA
NPCE885
SRN2K2J-1-GP
UMA SMBus address:xx LCDVDD_eDP
2 SCL 2

SDA PCH
SDVO_CTRLCLK PCH_HDMI_CLK Level DDC_CLK_HDMI

SDVO_CTRLDATA PCH_HDMI_DATA
Shift DDC_DATA_HDMI Minicard LCDVDD_eDP
UMA
‧PCH_SMBCLK
WLAN ‧
SRN2K2J-1-GP

3D3V_S0
‧ PCH_SMBDATA
SMB_CLK

SMB_DATA
eDP
‧ LCD_SMBCLK SCL
SMBus address:XX
‧ ‧ LCD_SMBDATA SDA

SRN2K2J-1-GP Minicard GPIO73/SCL2 SML1_CLK


‧ 2N7002DW-1-GP
UMA SRN0J-6-GP
PCH_SMBCLK
W-WAN
SMB_CLK
GPIO74/SDA2 SML1_DATA

L_DDC_CLK LVDS_DDC_CLK_R
PCH_SMBDATA
L_DDC_DATA LVDS_DDC_DATA_R SMB_DATA

UMA
3D3V_VGA_S0
CRT_DDC_CLK CRT_DDC_CLK

CRT_DDC_DATA CRT_DDC_DATA

SRN2K2J-1-GP

3
DIS
SRN0J-6-GP 3

DDC1CLK GPU_LVDS_CLK LVDS_DDC_CLK CLK


DDC1DATA GPU_LVDS_DATA LVDS_DDC_DATA DATA LCD CONN
DIS SRN0J-6-GP

DDC2CLK VGA_CRT_DDCCLK

DDC2DATA VGA_CRT_DDCDATA

3D3V_S0 DIS 5V_S0

VGA ‧ ‧
3D3V_S0
SRN2K2J-1-GP SRN10KJ-6-GP
UMA

SRN0J-6-GP UMA
CRT_DDCCLK_CON

CRT_DDCDATA_CON
CRT CONN
5V_S0
3D3V_VGA_S0 UMA
2N7002DW-1-GP


4
5V_S0 4
SRN1K5J-GP Wistron Confidential document, Anyone can not
SRN2K2J-1-GP Duplicate, Modify, Forward or any other purpose
DIS application without get Wistron permission
DDC2CLK GPU_HDMI_CLK DDC_CLK_HDMI
UMA C
TSCBTD3305CPWR
DDC2DATA GPU_HDMI_DATA DDC_DATA_HDMI
HDMI CONN Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
SRN0J-6-GP
Title

SMBUS Block Diagram


Size Document Number Rev
A2
EA40_CX -3
DIS Date: Thursday, June 06, 2013 Sheet 101 of 103
A B C D E
A B C D E

Thermal Block Diagram Audio Block Diagram


1 1

SPKR_PORT_D_L-

PAGE28 DXP P2800_DXP SPKR_PORT_D_R+ SPEAKER


MMBT3904-3-GP
SC2200P50V2KX-2GP

DXN P2800_DXN
Thermal Place near CPU Codec
NCT7718W PWM CORE
ALC3225
MMBT3904-3-GP
AUD_HP1_JACK_R1 CMBO
PCH SML1_CLK
T8
AUD_HP1_JACK_L1

COMBO_MIC
LOUT
SML1_DATA

2
SMBUS OTZ
THERM_SYS_SHDN# 2N7002
D
PURE_HW_SHUTDOWN#
IMVP_PWRGD EN 3V/5V AUD_HP1_JD# 2

S PGOD
G
VR
Put under CPU(T8 HW shutdown)
INT_MIC_L_R

AMIC

VGA
SMBUS

3 3

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

4 UMA C 4

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thermal/Audio Block Diagram


Size Document Number Rev
Custom
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 102 of 103
A B C D E
5 4 3 2 1

D D

C C

B B

Wistron Confidential document, Anyone can not


Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA C
A A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB charger
Size Document Number Rev
A3
EA40_CX -3
Date: Thursday, June 06, 2013 Sheet 103 of 103

5 4 3 2 1

You might also like