Scribd Logo
Upload

Welcome to Scribd!

  • VL2022230504003 Da

    Uploaded by

    neha
    12 views1 page
    The document provides details about Assignment-1 for the course CSE4001- Parallel and Distributed Computing. It includes: 1) A table showing the number of clock cycles needed for each of 5 instructions (I1-I5) to pass through the 4 stages of an instruction pipeline. Students are asked to calculate the total clock cycles to perform the instructions and for a given loop. 2) A question asking about the purpose of parallel algorithms and their key characteristics.

    Original Description:

    Original Title

    VL2022230504003_DA

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document provides details about Assignment-1 for the course CSE4001- Parallel and Distributed Computing. It includes: 1) A table showing the number of clock cycles needed for each of 5 instructions (I1-I5) to pass through the 4 stages of an instruction pipeline. Students are asked to calculate the total clock cycles to perform the instructions and for a given loop. 2) A question asking about the purpose of parallel algorithms and their key characteristics.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    12 views1 page

    VL2022230504003 Da

    Uploaded by

    neha
    The document provides details about Assignment-1 for the course CSE4001- Parallel and Distributed Computing. It includes: 1) A table showing the number of clock cycles needed for each of 5 instructions (I1-I5) to pass through the 4 stages of an instruction pipeline. Students are asked to calculate the total clock cycles to perform the instructions and for a given loop. 2) A question asking about the purpose of parallel algorithms and their key characteristics.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    B.

    Tech - Winter Semester


    Academic Year: 2022-2023
    CSE4001- Parallel and Distributed Computing

    Assignment-1

    1. An instruction pipeline consists of 4 stages: Fetch (F), Decode field (D), Execute (E), and Result-
    Write (W). The five instructions (I1-I5) in a certain instruction sequence need these stages for the
    different number of clock cycles as shown by the table below.

    a. Find the number of clock cycles needed to perform the 5 instructions.


    b. How many clock cycles are required to complete the following loop?
    For(i=1 to 2) { I1; I2; I3; I4; I5 }

    2. What is the purpose of parallel algorithms? What are the key characteristics of a parallel algorithm?

    You might also like