You are on page 1of 3

Experiment 2nd

Subject: memory

Type: verification

Site: Computer 509

Date: 2019-11-21

Guide teacher: Su Wei long

Objective: to grasp the working characteristics of RAM, read and write methods of data.

Equipment: PC, td-cma system.

Contents:

1. Connect the experimental circuit. 

CON unit(单元): LDAR<=>PC&AR unit: LDAR

CON unit: IOR<=>IN unit: RD

CON unit: IOR<=>IN unit: IN_B

CON unit: WR<=> control bus(控制总线): WR

CON unit: RD<=> control bus: RD

CON unit: IOM<=> control bus: IOM

PC&AR unit: D7 ~ D0<=>CPU internal bus: D7 ~ D0

IN unit: D7 ~ D0<=>CPU internal bus(内总线): D7 ~ D0

Control bus: XMWR<=>MEM unit: WR

Control bus: XMRD<=>MEM unit: RD

MEM unit: A7 ~ A0<=> address bus(地址总线): XA7 ~ XA0

MEM unit: D7 ~ D0<=> data bus(数据总线): XD7 ~ XD0

Timing and operation stage(时序与操作台): CLK0<=> timing and operation stage: 30HZ

Timing and operation stage: TS4 ~ TS1<=> control bus: T4 ~ T1

2. The switch KK2 of the timing and operation station is set as "single step"(单步), and the switch KK1 and
KK3 are "run"(运行).

Turn on the power.(电源=1)

If there is an alarm, it indicates that there is a bus competition.Turn off the power and check the wiring.

4. Open the "composition"(组成) software on the desktop and select the menu item "experiment"(实验) →
"memory experiment"(存储器实验).
5. Write data 45H to memory 5 unit with input switch.

A. write the address to the address register with the input switch to address 5.

α. CON unit WR=0 (turn off memory write), CON unit RD=0 (turn off memory read).

β. IN unit D7 ~ D0 set to 0000 0101.

γ. CON unit IOR=0 (the data output of the IN unit).

δ. CON unit LDAR=1 (connect the address register).

ε.Press the time sequence and the ST button of the operator, generate a T3 pulse and drive the address "5"
into the address register.

ζ. Hex.con unit LDAR=0 (disconnect address register entry).

B. Write data 45H to the memory using input switch.

α. IN unit D7 ~ D0 set to 0100 0101.

β. CON unit IOR=0 (the data output of the IN unit).

γ. The memory is in the write state: the CON unit WR=1 (open the memory), the CON unit RD=0 (turn off the
memory read), IOM=0 (the current operation is the memory, not the peripheral).

δ. Press the time sequence and the operator's ST button to generate a T3 pulse and write the data "45H" to
the storage.

6. Write the data (student ID) to the memory 3 unit with the input switch.

7. Read the data in 5 units in the memory.

A. write the address to the address register with the input switch to address 5.

B. Read the data in unit 5.

Memory is in a state of reading: CON unit WR = 0 (turn off memory write), CON unit RD = 1 (open) memory
read (experimental machine alarm because at the same time, there are two parts to the bus number, oneself
try to solve), IOM = 0 (the current operation is a memory, not a peripheral).

The number on the data bus at this point is the data that is read from the current address.

8. Read the data in the memory 3 unit.

Experiment2
OUTPUT

CONCLUSION

I converted my role number to binary.

25 in binary=11001

The class was fun and interesting I learnt about basic operation of the working and characteristics of the
RAM and the read and write data.

NOTE: Role number is 25.

Name: Michael Eluchie

You might also like