TC358743XBG

CMOS Digital Integrated Circuit Silicon Monolithic

TC358743XBG
Mobile Peripheral Devices
Overview
The HDMI®-RX to MIPI® CSI-2-TX is a bridge device that converts
HDMI stream to MIPI CSI-2 TX.
The current and next generation Application Processors and
Baseband chips have been designed without video streaming input P-TFBGA64-0606-0.65-001
Weight: 76 mg (Typ.)
port except CSI-2 for Camcorder input. Smart Phone Processors are
being used in several applications that required Video Input
TC358743XBG takes in HDMI input and converts to CSI-2 that looks like a Camcorder input.

Features
● HDMI-RX Interface
 HDMI 1.4
- Video Formats Support (Up to 1080P @60fps)
 RGB, YCbCr444: 24-bpp @60fps
 YCbCr422 24-bpp @60fps
- Audio Supports
 Internal Audio PLL to track N/CTS value
transmitted by the ACR packet.
- 3D Support
- Support HDCP (optional)
- DDC Support
- EDID Support
 Release A, Revision 1 (Feb 9, 2000)
 First 128 byte (EDID 1.3 structure)
 First E-EDID Extension: 128 bytes of CEA
Extension version 3 (specified in CEA-861-D)
 Embedded 1K-byte SRAM (EDID_SRAM)
- Maximum HDMI clock speed: 165 MHz
 Does not support Audio Return Path and HDMI
Ethernet Channels
● CSI-2 TX Interface
 MIPI CSI-2 compliant (Version 1.01 Revision
0.04 – 2 April 2009)
 Supports up to 1 Gbps per data lane
- Video, Audio and InfoFrame data can be
transmit over MIPI CSI-2
 Supports up to 4 data lanes
● I2C Slave Interface
 Support for Normal-mode (100 kHz) and Fast-
mode (400 kHz)
 Support Ultra Fast-mode (2 MHz)
 Configure all TC358743XBG internal registers
● Audio Output Interface
Either I2S or TDM Audio interface available
(pins are multiplexed)
I2S Audio Interface
 Single data lane for stereo data
 Support Master Clock mode only
 Support 16, 18, 20 or 24-bit data (depend on
HDMI input stream)
 Support Left or Right-justify with MSB first
 Support 32 bit-wide time-slot only
 Output Audio Oversampling clock (256fs)
TDM (Time Division Multiplexed) Audio Interface
 Fixed to 8 channels (depend on HDMI input
stream)
 Support 32 bit-wide time slot only
 Support Master Clock mode only
 Support 16, 18, 20 or 24-bit PCM audio data
word (depend on HDMI input stream)
 Output Audio Oversampling clock (256fs)
● InfraRed (IR)
 Support NEC Infrared protocol.
● System
 Internal core has two power domains (VDDC1
and VDDC2)
- VDDC1 is always on power domain
- VDDC2 can be shut-off during deep sleep mode
● Power supply inputs
 Core and MIPI D-PHY: 1.2 V
 I/O: 1.8V – 3.3 V
 HDMI: 3.3 V
 APLL: 3.3 V/2.5 V
● Power Consumption during typical operations
 720P: 0.48 W
 1080P @30fps: 0.48 W
 1080P @60fps: 0.54 W

© 2014-2017 1 / 18 2017-10-26
Toshiba Electronic Devices & Storage Corporation
Rev. 1.0
Downloaded from Arrow.com.
 TC358743XBG

Table of contents
REFERENCES ..................................................................................................................................................... 5
1. Overview .......................................................................................................................................................... 6
2. Features ........................................................................................................................................................... 7
3. External Pins .................................................................................................................................................. 10
3.1. TC358743XBG BGA64 Pin Count Summary .......................................................................................... 12
3.2. Pin Layout ................................................................................................................................................ 12
4. Package ......................................................................................................................................................... 13
5. Electrical Characteristics ................................................................................................................................ 15
5.1. Absolute Maximum Ratings..................................................................................................................... 15
5.2. Operating Condition................................................................................................................................. 15
5.3. DC Electrical Specification ...................................................................................................................... 16
6. Revision History ............................................................................................................................................. 17
RESTRICTIONS ON PRODUCT USE............................................................................................................... 18

List of Figures
Figure 1.1 TC358743XBG System Overview ............................................................................................ 6
Figure 2.1 Package Marking with HDCP Key, HAL is appended to lot code ............................................ 9
Figure 2.2 Package Marking without HDCP Key, HNL is appended to lot code ....................................... 9
Figure 3.1 TC358743XBG 64-Pin Layout (Top View).............................................................................. 12
Figure 4.1 TC358743XBG package (64 pins).......................................................................................... 13

List of Tables
Table 2.1 TC358743XBG Power Consumption during typical operations ................................................ 8
Table 3.1 TC358743XBG Functional Signal List ..................................................................................... 10
Table 3.2 BGA64 Pin Count Summary .................................................................................................... 12
Table 4.1 Mechanical Dimension ............................................................................................................. 14
Table 6.1 Revision History ....................................................................................................................... 17

2 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

● HDMI is a trademark or registered trademark of HDMI Licensing, LLC in the United States and/or other
countries.
● MIPI is registered trademarks of MIPI Alliance, Inc.
● All other trademarks and trade names are properties of their respective owners.

3 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

1 NOTICE OF DISCLAIMER
2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled
3 by any of the authors or developers of this material or MIPI. The material contained herein is provided on
4 an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS
5 AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all
6 other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if
7 any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of
8 accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of
9 negligence.

10 All materials contained herein are protected by copyright laws, and may not be reproduced, republished,
11 distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express
12 prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related
13 trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and
14 cannot be used without its express prior written permission.

15 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET

16 POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD
17 TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY
18 AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR
19 MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE
20 GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,
21 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
22 CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR
23 ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
24 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
25 DAMAGES.

26 Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
27 further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
28 contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
29 and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
30 with the contents of this Document. The use or implementation of the contents of this Document may
31 involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents,
32 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
33 does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
34 IPR or claims of IPR as respects the contents of this Document or otherwise.

35 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

36 MIPI Alliance, Inc.

37 c/o IEEE-ISTO
38 445 Hoes Lane
39 Piscataway, NJ 08854
40 Attn: Board Secretary

4 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

REFERENCES

1. MIPI D-PHY, “MIPI_D-PHY_specification_v01-00-00, May 14, 2009"

2. MIPI CSI-2, "MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.01 Revision Nov 2010"
3. VESA Mobile Display Digital Interface Standard (Version 1.2, Type II)
4. I2C bus specification, version 2.1, January 2000, Philips Semiconductor

5 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

1. Overview
The HDMI-RX to MIPI CSI-2-TX is a bridge device that converts HDMI stream to MIPI CSI-2 TX.
The current and next generation Application Processors and Baseband chips have been designed without video
streaming input port except CSI-2 for Camcorder input. Smart Phone Processors are being used in several
applications that required Video Input
TC358743XBG takes in HDMI input and converts to CSI-2 that looks like a Camcorder input.

TC358743XBG System Overview block diagram is shown below.

TC358743XBG
EDID_SCL
EDID HDCP RegFile CSID0P/N
EDID_SDA
Master eFuse &
Keys EDID_SRAM CSID1P/N

REFCLK CSID2P/N
SYS Authentication CSI2 Tx
RESETN
Engine CSID3P/N
CSI2
DDC_SCL Packetizer CSICP/N BaseBand/
DDC HDCP Application
DDC_SDA Slave Decryption Process
Engine
HDMID0P/N I2C_SCL
I2C
Video FiFo I2C_SDA
HDMID1P/N
Slave

HDMID2P/N TMDS Rx X I2S

Audio
Audio
HDMICP/N CEC De-Packet INT

CEC IR
IR
HPDo
HPDi APLL

Figure 1.1 TC358743XBG System Overview

6 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

2. Features
Below are the main features supported by TC358743XBG.

● HDMI-RX Interface
 HDMI 1.4
- Video Formats Support (Up to 1080P @60fps)
 RGB, YCbCr444: 24-bpp @60fps
 YCbCr422 24-bpp @60fps
- Audio Supports
 Internal Audio PLL to track N/CTS value transmitted by the ACR packet.
- 3D Support
- Support HDCP (optional)
- DDC Support
- EDID Support
 Release A, Revision 1 (Feb 9, 2000)
 First 128 byte (EDID 1.3 structure)
 First E-EDID Extension: 128 bytes of CEA Extension version 3 (specified in CEA-861-D)
 Embedded 1K-byte SRAM (EDID_SRAM)
- Maximum HDMI clock speed: 165 MHz
 Does not support Audio Return Path and HDMI Ethernet Channels

● CSI-2 TX Interface
 MIPI CSI-2 compliant (Version 1.01 Revision 0.04 – 2 April 2009)
 Supports up to 1 Gbps per data lane
- Video, Audio and InfoFrame data can be transmit over MIPI CSI-2
 Supports up to 4 data lanes

● I2C Slave Interface

 Support for Normal-mode (100 kHz) and Fast-mode (400 kHz)
 Support Ultra Fast-mode (2 MHz)
 Configure all TC358743XBG internal registers

● Audio Output Interface

Either I2S or TDM Audio interface available (pins are multiplexed)
I2S Audio Interface
 Single data lane for stereo data
 Support Master Clock mode only
 Support 16, 18, 20 or 24-bit data (depend on HDMI input stream)
 Support Left or Right-justify with MSB first
 Support 32 bit-wide time-slot only
 Output Audio Oversampling clock (256fs)

TDM (Time Division Multiplexed) Audio Interface

 Fixed to 8 channels (depend on HDMI input stream)
 Support 32 bit-wide time slot only
 Support Master Clock mode only
 Support 16, 18, 20 or 24-bit PCM audio data word (depend on HDMI input stream)

7 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

 Output Audio Oversampling clock (256fs)

● InfraRed (IR)
 Support NEC Infrared protocol.

● System
 Internal core has two power domains (VDDC1 and VDDC2)
- VDDC1 is always on power domain
- VDDC2 can be shut-off during deep sleep mode

● Power supply inputs

 Core and MIPI D-PHY: 1.2 V
 I/O: 1.8 V – 3.3 V
 HDMI: 3.3 V
 APLL: 3.3 V/2.5 V

● Power Consumption during typical operations

 720P: 0.48 W
 1080P @30fps: 0.48 W
 1080P @60fps: 0.54 W

Table 2.1 TC358743XBG Power Consumption during typical operations

VDDC1 VDDC2 VDDIO1 VDDIO2 VDDMIPI AVDD33 AVDD12 AVDD25 Total
Unit
1.2 1.2 3.3 1.8 1.2 3.3 1.2 2.5 Power
Current
0.0472 0 0.0009 0.0178 0.0879 0.0656 0.0128
720P (A)
480.47 mW
@60Frames Power
0.05664 0 0.0017 0.0214 0.2901 0.0787 0.032
(W)
Current
0.0766 0 0.0009 0.0228 0.0881 0.0829 0.0128
1080P (A)
543.19 mW
@60Frames Power
0.09192 0 0.0017 0.0274 0.2907 0.0995 0.032
(W)
Current
Sleep 0.91 0.002 0.0430 0.0490 32.3700 0.3200 0.2
(µA)
0x0002 = 108.94 µW
Power
0x0001 1.092 0.0066 0.0774 0.0588 106.8210 0.3840 0.5
(µW)

Note:
● Attention about ESD. This product is weak against ESD. Please handle it carefully.
● TC358743XBG does not perform YCbCr ↔ YUV conversion. In this document they are used interchangeably.
● TC358743XBG is provided with and without HDCP keys. They are identified with package mark shown below.
‒ Figure 2.1, indicates HDCP keys are burned into the device.
‒ Figure 2.2, shows HDCP key is not included, please ignore all the registers field related to HDCP
functionality.

8 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

******
358743G
1212HAL
JAPAN
Figure 2.1 Package Marking with HDCP Key, HAL is appended to lot code

******
358743G
##$$HNL
JAPAN
Figure 2.2 Package Marking without HDCP Key, HNL is appended to lot code

9 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

3. External Pins
TC358743XBG resides in BGA64 pin packages. The following table gives the signals of TC358743XBG and their
function.

Table 3.1 TC358743XBG Functional Signal List

Voltage
Group Pin Name I/O Init (O) Type Function Note
Supply
RESETN I - Sch System reset input, active low VDDIO2 1.8V -3.3V
System:
REFCLK I - N Reference clock input (27/26 MHz or 42 MHz) VDDIO2 1.8V -3.3V
Reset &
TEST mode select
Clock TEST I - N VDDIO2 1.8V -3.3V
0: Normal mode 1: Test mode
(4)
INT O L N Interrupt Output signal – active high (Level) VDDIO2 1.8V -3.3V
CSICP - H MIPI-PHY MIPI-CSI-2 clock positive VDD_MIPI 1.2V
CSICN - H MIPI-PHY MIPI-CSI-2 clock negative VDD_MIPI 1.2V
CSID0P - H MIPI-PHY MIPI-CSI-2 Data 0 positive VDD_MIPI 1.2V
CSID0N - H MIPI-PHY MIPI-CSI-2 Data 0 negative VDD_MIPI 1.2V
CSI-2 TX CSID1P - H MIPI-PHY MIPI-CSI-2 Data 1 positive VDD_MIPI 1.2V
(10) CSID1N - H MIPI-PHY MIPI-CSI-2 Data 1 negative VDD_MIPI 1.2V
CSID2P - H MIPI-PHY MIPI-CSI-2 Data 2 positive VDD_MIPI 1.2V
CSID2N - H MIPI-PHY MIPI-CSI-2 Data 2 negative VDD_MIPI 1.2V
CSID3P - H MIPI-PHY MIPI-CSI-2 Data 3 positive VDD_MIPI 1.2V
CSID3N - H MIPI-PHY MIPI-CSI-2 Data 3 negative VDD_MIPI 1.2V
HDMICP - - HDMI-PHY HDMI Clock channel positive AVDD33 3.3V
HDMICN - - HDMI-PHY HDMI Clock channel negative AVDD33 3.3V
HDMID0P - - HDMI-PHY HDMI Data 0 channel positive AVDD33 3.3V
HDMI-RX HDMID0N - - HDMI-PHY HDMI Data 0 channel negative AVDD33 3.3V
(8) HDMID1P - - HDMI-PHY HDMI Data 1 channel positive AVDD33 3.3V
HDMID1N - - HDMI-PHY HDMI Data 1 channel negative AVDD33 3.3V
HDMID2P - - HDMI-PHY HDMI Data 2 channel positive AVDD33 3.3V
HDMID2N - - HDMI-PHY HDMI Data 2 channel negative AVDD33 3.3V
DDC DDC_SCL IO - N (Note2) DDC Slave Clock VDDIO1 3.3V (Note1)
(2) DDC_SDA IO - N (Note2) DDC Slave data VDDIO1 3.3V (Note1)
EDID EDID_SCL IO - N (Note2) EDID Master Clock VDDIO2 1.8V -3.3V
(2) EDID_SDA IO - N (Note2) EDID Master Data VDDIO2 1.8V -3.3V
CEC CEC IO - N (Note2) CEC signal VDDIO1 3.3V
HPD HPDI I - N Hot Plug Detect Input VDDIO1 3.3V (Note1)
(2) HPDO O L N Hot Plug Detect Output VDDIO1 3.3V
A_SCK O L N I2S/TDM Bit Clock signal VDDIO2 1.8V -3.3V
Audio A_WFS O L N I2S Word Clock or TDM Frame Sync signal VDDIO2 1.8V -3.3V
(4) A_SD O L N I2S/TDM data signal VDDIO2 1.8V -3.3V
A_OSCK O L N Audio Oversampling Clock VDDIO2 1.8V -3.3V
IR IR I - Sch Infrared signal VDDIO2 1.8V -3.3V
I2C I2C_SCL IO - N (Note2) I2C serial clock VDDIO2 1.8V -3.3V
(2) I2C_SDA IO - N (Note2) I2C serial data VDDIO2 1.8V -3.3V
BIAS signal
BIASDA O L - - -
Connect to AVSS through 0.1µF when not used
Audio PLL clock Reference Output clock
DAOUT O H - - -
APLL Please leave open when not used
(4) Audio PLL Reference Input clock
PCKIN I - - - -
Connect to AVSS through 0.1µF when not used
Audio PLL Low Pass Filter signal
PFIL O L - - -
Connect to AVSS through 0.1µF when not used
VDDC1,
- - - VDD for Internal Core (3) - 1.2V
VDDC2
VDDIO1 - - - VDDIO1 IO power supply (1) - 3.3V
POWER VDDIO2 - - - VDDIO2 IO power supply (1) - 1.8V -3.3V
(12) VDD_MIPI - - - VDD for the MIPI CSI-2 (2) - 1.2V
AVDD12 - - - HDMI Phy 1.2 V power supply (2) - 1.2V
AVDD33 - - - HDMI Phy 3.3 V power supply (2) - 3.3V
AVDD25 - - - APLL 2.5 V power supply (1) - 2.5V
Ground
VSS - - - Ground - -
(10)

10 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

Voltage
Group Pin Name I/O Init (O) Type Function Note
Supply
External Reference Resistor, Please connect to
REXT - - - - -
AVDD33 with a 2 kΩ resistor (± 1%)
Misc
(2)
eFuse program power supply, please tie to
VPGM - - - - -
ground

Total 64 pins

Note1: These IO are 5 V tolerant.

Note2: Bi-directional IO with Schmitt triggered input.

Buffer Type Abbreviation:

N: Normal IO
NPD: Normal IO with weak Internal Pull-Down
NPU: Normal IO with weak Internal Pull-Up
FS-SOD: Failed Safe Pseudo open-drain output, Schmitt input
FS: Failed Safe IO
Sch: Schmitt input buffer
MIPI-PHY: front-end analog IO for CSI-2
HDMI-PHY: front-end analog IO for HDMI

11 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

3.1. TC358743XBG BGA64 Pin Count Summary

Table 3.2 BGA64 Pin Count Summary

Group Name Pin Count
System 4
CSI-2 TX 10
HDMI-RX 8
DDC 2
EDID 2
CEC 1
HPD 2
Audio 4
IR 1
I2C 2
APLL 4
POWER 12
Ground 10
Misc 2
TOTAL 64

3.2. Pin Layout

A1 A2 A3 A4 A5 A6 A7 A8
REXT VSS VPGM BIASDA DAOUT PFIL CSID3N CSID3P
B1 B2 B3 B4 B5 B6 B7 B8
AVDD33 AVDD12 INT IR AVDD25 PCKIN CSID2N CSID2P
C1 C2 C3 C4 C5 C6 C7 C8
HDMICP HDMICN VDDC2 VSS VSS VDD_MIPI CSICN CSICP
D1 D2 D3 D4 D5 D6 D7 D8
HDMID0P HDMID0N AVDD12 VSS VSS VSS CSID1N CSID1P
E1 E2 E3 E4 E5 E6 E7 E8
HDMID1P HDMID1N VSS VSS TEST VSS CSID0N CSID0P
F1 F2 F3 F4 F5 F6 F7 F8
HDMID2P HDMID2N AVDD33 VDDIO1 VDDC2 VDD_MIPI A_SCK A_SD
G1 G2 G3 G4 G5 G6 G7 G8
CEC VDDC1 DDC_SDA I2C_SDA RESETN EDID_SDA A_WFS A_OSCK
H1 H2 H3 H4 H5 H6 H7 H8
HPDO HPDI DDC_SCL I2C_SCL REFCLK EDID_SCL VDDIO2 VSS

Figure 3.1 TC358743XBG 64-Pin Layout (Top View)

12 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

4. Package
The packages for TC358743XBG are described in the figures below.

P-TFBGA64-0606-0.65-001 (Unit: mm)

Weight: 76 mg (Typ.)

Figure 4.1 TC358743XBG package (64 pins)

13 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

Table 4.1 Mechanical Dimension

Dimension Min Typ. Max
Solder ball pitch - 0.65 mm -
Package dimension - 6.0 × 6.0 mm2 -
Package height - - 1.2 mm

14 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

5. Electrical Characteristics
5.1. Absolute Maximum Ratings

VSS = 0 V reference
Parameter Symbol Rating Unit
Supply voltage
VDDIO -0.3 to +3.9 V
(1.8 V - Digital IO)
Supply voltage
VDDC -0.3 to +1.8 V
(1.2 V – Digital Core)
Supply voltage
VDD_MIPI -0.3 to +1.8 V
(1.2 V – MIPI CSI PHY)
Supply voltage
AVDD33 -0.3 to +3.9 V
(3.3 V – HDMIRX Phy)
Supply voltage
AVDD12 -0.3 to +1.8 V
(1.2 V – HDMIRX Phy)
Supply voltage
AVDD25 -0.3 to +2.75 V
(2.5 V – APLL)
Input voltage
VIN_CSI -0.3 to VDD_MIPI + 0.3 V
(CSI IO)
Output voltage
VOUT_CSI -0.3 to VDD_MIPI + 0.3 V
(CSI IO)
Input voltage
VIN_IO -0.3 to VDDIO + 0.3 V
(Digital IO)
Output voltage
VOUT_IO -0.3 to VDDIO + 0.3 V
(Digital IO)
Output voltage
VOUT_APLL -0.3 to AVDD25 + 0.3 V
(APLL)
Junction temperature Tj 125 °C
Storage temperature Tstg -40 to +125 °C

5.2. Operating Condition

VSS = 0 V reference
Parameter Symbol Min Typ. Max Unit
Supply voltage (1.8/3.3 V – Digital IO) VDDIO2 1.65 1.8 3.6 V
Supply voltage (3.3 V – HDMI Digital IO) VDDIO1 3.0 3.3 3.6 V
Supply voltage (1.2 V – Digital Core) VDDC 1.1 1.2 1.3 V
Supply voltage (1.2 V – MIPI CSI PHY) VDD_MIPI 1.1 1.2 1.3 V
Supply voltage (2.5 V – APLL) AVDD25 2.25 2.5 2.75 V
Operating temperature
(ambient temperature with voltage Ta -30 25 70 °C
applied)
Supply Noise Voltage VSN - - 0.1 Vpp
Supply voltage (3.3 V – HDMIRX PHY) AVDD33 3.135 3.3 3.465 V
Supply Noise Voltage for AVDD33 VSN33 - - 0.08 Vpp
Supply voltage (1.2 V – HDMIRX PHY) AVDD12 1.15 1.2 1.25 V
Supply Noise Voltage for AVDD12 VSN12 - - 0.04 Vpp

15 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

5.3. DC Electrical Specification

Parameter Symbol Min Typ. Max Unit

Input voltage, High level input Note1
VIH 0.7 x VDDIO - VDDIO V
Input voltage, Low level input Note1 VIL 0 - 0.3 x VDDIO V
Input voltage High level
VIHS 0.7 x VDDIO - VDDIO V
CMOS Schmitt Trigger Note1,2
Input voltage Low level
VILS 0 - 0.3 x VDDIO V
CMOS Schmitt Trigger Note1,2
Output voltage High level
Note1, Note2 VOH 0.8 x VDDIO - VDDIO V
Output voltage Low level
Note1, Note2 VOL 0 - 0.2 x VDDIO V
Input leak current, High level
I (Note4)
-10 - 10 µA
(Condition: VIN = +VDDIO, VDDIO = 3.6 V) ILH1
Input leak current, Low level
IILL1 (Note5) -10 - 10 µA
(Condition: VIN = 0 V, VDDIO = 3.6 V)
Note1: Each power source is operating within recommended operation condition.
Note2: Current output value is specified to each IO buffer individually. Output voltage changes with output
current value.
Note4: Normal pin or Pull-up IO pin applied VDDIO supply voltage to Vin (input voltage)
Note5: Normal pin applied VSS (0 V) to Vin (input voltage)

16 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

6. Revision History
Table 6.1 Revision History
Revision Date Description
0.582 2014-05-16 Newly released
0.621 2015-12-18 Typo Init(O) DAOUT pin in External Pins
Package’s weight is rounding up digits after the decimal point to
0.622 2016-04-01
form an integer.
Added comment to HDCP in Features.
1.0 2017-10-26 Changed header, footer and the last page.
Changed corporate name.

17 / 18 2017-10-26
Downloaded from Arrow.com.
 TC358743XBG

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as “TOSHIBA”.
Hardware, software and systems described in this document are collectively referred to as “Product”.
• TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
• This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with
TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
• Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are
responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and
systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily
injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the
Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of
all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes
for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the
instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their
own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such
design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts,
diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating
parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR
APPLICATIONS.
• PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
TOSHIBA sales representative.
• Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
• Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
applicable laws or regulations.
• The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to
any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
• ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
• Do not use or otherwise make available Product or related software or technology for any military purposes, including without
limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
technology products (mass destruction weapons). Product and related software and technology may be controlled under the
applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
except in compliance with all applicable export laws and regulations.
• Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of
Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled
substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

18 / 18 2017-10-26

Downloaded from Arrow.com.