You are on page 1of 45

A B C D E

1 1

ATR60 LA-1432 REV1.A Schematics


Document
2 2

Intel Pentium 4 Processor it the 478-pin


Package
with 845D chipset

3 3

4 4

Title
Compal Electronics, Ltd.
Cover Sheet
Size Document Number Rev
B LA1432 1.A

Date: 星期五, 六月 07, 2002 Sheet 1 of 45


A B C D E
COMPAL CONFIDENTIAL Northwood CLOCK
W320-04
MODEL NAME : ATR60 LA-1432 uFCBGA/uFCPGA PAGE 12
CPU
REV:1.A CRT & TV-OUT PAGE 4,5
& LVDS
PAGE 19 Reset Circuit

PSB
VGA DDR
PAGE 38
CH-A
PAGE 17
VGA Controller Brookdale-D MCH
Host-HUB Bridge IDSEL: AD11 DDR SODIMM X2
VGA DDR nVIDIA NV17M AGP BUS MEMORY BUS POWER
CH-B -BANK 0,1,2,3 INTERFACE
PAGE 37
PAGE 18 PIRQA# PAGE 13,14,15,16 PAGE 9,10,11

PAGE 6,7,8
Direct CD HUB Link
Play
PAGE 28
PCI BUS
IDSEL: AD16 IDSEL: AD20 IDSEL: AD17 IDSEL: AD18
MASTER 0 MASTER 2 MASTER 3 MASTER 1
INTERNAL IDE PIRQA#,
IDE/CD PIRQA# PIRQB#
PIRQB# PIRQC#,
SIRQ PIRQD#
/FDD
PAGE 29
ICH2 1394 Controller CARDBUS LAN Controller Mini PCI
FUNC 0: LAN, HUB-TO-PCI , TAB43AB22 OZ6933 RTL8100BL Connector
PCI-TO-LPC BRIDGE
FUNC 1: IDE Controller PAGE 25 PAGE 23 PAGE 26 PAGE 27
FUNC 2: USB Controller #1
FUNC 3: POWER MANAGEMENT
FUNC 4: USB Controller #2 AC LINK
FUNC 5: AC97 Audio Controller
FUNC 5: AC97 Modem Controller
PAGE 20,21,22
MDC PCMCIA
Connector SOCKET
LPC

LPC

PAGE 35 PAGE 24

USB X 3 DC/DC POWER


+1.2VP POWER
PAGE 30 +1.25VS POWER
SIO EC/KBC Audio Board +1.5VS POWER
LPC 47N227 PC87591 +1.8VALW POWER
PAGE 31 PAGE 33 PAGE 35 +2.5V POWER
LPT +3VALW POWER
FIR/SIR Interface
PORT +5VALW POWER
PAGE 32 KB/PS2 Interface +12VALW POWER
CPU_CORE POWER
PAGE 39,40,41,42,43,44

Wireless BIOS LED Board Conn.


Keyboard/Mouse EC BUFFER
LED Board Conn.
PAGE 36 PAGE 34 PAGE 35
Compal Electronics, Inc.
Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND ATR60 COVER SHEET
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 2 of 45
A B C D E

Voltage Rails
Power Plane Description S1 S3 S5

VIN Adapter power supply (19V) N/A N/A N/A


1 B+ AC or battery power rail for power circuit. N/A N/A N/A 1

+CPU_VCC Core voltage for CPU ON OFF OFF


+1.2VP 1.2V switched power rail for CPU AGTL Bus ON OFF OFF
+1.25VS 1.25V switched power rail ON OFF OFF
+1.5VS AGP 4X ON OFF OFF
+1.8VALW 1.8V power rail ON ON ON*
+1.8VS 1.8V switched power rail ON OFF OFF
+2.5V 2.5V power rail ON ON OFF
+2.5VS 2.5V switched power rail ON OFF OFF
+3VALW 3.3V always on power rail ON ON ON* Board ID Table for AD channel
+3V 3.3V power rail ON ON OFF
+3VS 3.3V switched power rail ON OFF OFF
Vcc 3.3V +/- 5%
+5VALW 5V always on power rail ON ON ON*
Ra 100K +/- 5%
Board ID0 Rb V AD_BID min V AD_BID typ V AD_BID max
+5V 5V power rail ON ON OFF
+5VS 5V switched power rail ON OFF OFF
0 0 0V 0V 0V
2 2
+12VALW 12V always on power rail ON ON ON*
1 47K +/- 5% 0.921 V 1.055 V 1.204 V
RTCVCC RTC power ON ON ON
2 100K +/- 5% 1.453 V 1.650 V 1.759 V
3 NC 2.5 V 3.3 V 3.465 V
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

Vcc 3.3V +/- 5%


Rc 100K +/- 5%
External PCI Devices Board ID1 Rd V AD_BID min V AD_BID typ V AD_BID max
Device IDSEL# REQ#/GNT# Interrupts 0 0 0V 0V 0V
VGA PIRQA 1 47K +/- 5% 0.921 V 1.055 V 1.204 V
C ardBus AD20 2 PIRQA/PIRQB 2 100K +/- 5% 1.453 V 1.650 V 1.759 V
LAN A D17 3 PIRQB 3 NC 2.5 V 3.3 V 3.465 V
Mini-PCI AD18 1/4 PIRQC/PIRQD
1394 AD16 0 PIRQA
Real Board ID Board ID1 Board ID0 PCB Revision
3 0 0 0 0.1 3

1 0 1 1.0
2 0 2
EC SM Bus1 address EC SM Bus2 address 3 0 3
Device Address Device Address
4 1 0
Smart Battery 0001 011X b MAX1617MEE 1001 110X b
5 1 1
EEPROM(24C16/02) 1010 000X b OZ163 0011 0100 b
6 1 2
(24C04) 1011 000Xb Smart Battery 0001 011X b
7 1 3
Docking 0011 011X b
8 2 0
DOT Board XXXX XXXXb
9 2 1
10 2 2
11 2 3
ICH2 SM Bus address 12 3 0
Device Address
13 3 1
14 3 2
4 4
Clock Generator ( ICS9238-50) 1101 0000 15 3 3
SDRAM Select ( 74HC4052 ) 1010 0000
CPU Voltage VID select ( F3565 ) 0110 111Xb

Title
Compal Electronics, Ltd.
Notes & PIR
Size Document Number Rev
B LA1432 1.A

Date: 星期五, 六月 07, 2002 Sheet 3 of 45


A B C D E
A B C D E

+5VS
+CPU_VCC

1
1 2 CPURST# HA#[3..31] HD#[0..63]
6 HA#[3..31] U26A HD#[0..63] 6
R340 51_1%_0603 R90

1
1 2 FERR# HA#3 K2 B21 HD#0
R387 56 HA#4 A3# D0# HD#1 C192 200
K4 B22
1 2 CPU_PWRGD HA#5 L6
A4# Northwood D1#
A23 HD#2 .1UF_X5R

2
R359 300_1%_0603 HA#6 A5# D2# HD#3
K1 A6# D3# A25
1 2 BREQ0# HA#7 L3 C21 HD#4 1617VCC
R363 51_1%_0603 HA#8 A7# D4# HD#5
M6 A8# D5# D22
HA#9 HD#6 U4
L2 A9# D6# B24

1
HA#10 M3 C23 HD#7 C191 1 16
HA#11 A10# D7# HD#8 NC NC
4 M4 A11# D8# C24 2 VCC STBY 15 4
HA#12 N1 B25 HD#9 2200PF THERMDA 3 14 EC_SMC2 28,33

2
HA#13 A12# D9# HD#10 THERMDC DXP SMBCLK
M1 A13# D10# G22 4 DXN NC 13
HA#14 N2 H21 HD#11 5 12
A14# D11# NC SMBDATA EC_SMD2 28,33
HA#15 N4 C26 HD#12 1 2 6 11 ATF#
A15# D12# +5VS ADD1 ALERT
RP75 HA#16 N5 D23 HD#13 R83 1K 7 10
A16# D13# GND ADD0

1
1 8 ITP_TMS HA#17 T1 J21 HD#14 8 9
ITP_TRST# HA#18 A17# D14# HD#15 GND NC R87
2 7 R2 A18# D15# D25
3 6 ITP_TCK HA#19 P3 H22 HD#16 MAX1617/MAX6654 1K
ITP_TDI HA#20 A19# D16# HD#17
4 5 P4 A20# D17# E24
HA#21 R3 G23 HD#18

2
8P4R-1K HA#22 A21# D18# HD#19
T2 A22# D19# F23
HA#23 U1 F24 HD#20
HA#24 A23# D20# HD#21 +5VS
P6 A24# D21# E25
HA#25 U3 F26 HD#22
HA#26 A25# D22# HD#23
T4 A26# D23# D26
HA#27 V2 ADDR GROUP DATA GROUP L21 HD#24
HA#28 A27# D24# HD#25
R6 A28# D25# G26
HA#29 W1 H24 HD#26
HA#30 A29# D26# HD#27
T5 A30# D27# M21
HA#31 U4 L22 HD#28
A31# D28# HD#29
V3 A32# D29# J24
W2 K23 HD#30
A33# D30# HD#31 +CPU_VCC
Y1 A34# D31# H25
AB1 M23 HD#32
A35# D32# HD#33
D33# N22
J1 P21 HD#34
6 HREQ#0 REQ0# D34#

1
K5 M24 HD#35
6 HREQ#1 REQ1# D35#
J4 N23 HD#36 R392 R394
6 HREQ#2 REQ2# D36#
3 J3 M26 HD#37 3
+CPU_VCC 6 HREQ#3 REQ3# D37#
H3 N26 HD#38 56 @470
6 HREQ#4 REQ4# D38#
N25 HD#39

2
BPM0# D39# HD#40
1 2 6 ADSTB0# L5 ADSTB0# D40# R21
R305 51_1%_0603 R5 P24 HD#41
6 ADSTB1# ADSTB1# D41#

2
B
1 2 BPM1# R25 HD#42
R306 51_1%_0603 D42# HD#43
D43# R24

C
1 2 BPM2# G1 T26 HD#44 THERMTRIP# 3 1
6 ADS# ADS# D44# MAINPWON 39,41,43
R318 51_1%_0603 AC1 T25 HD#45
BPM3# AP0# D45# HD#46
1 2 V5 AP1# D46# T22 Q46
R307 51_1%_0603 AA3 T23 HD#47
BPM4# BINIT# D47# HD#48
1 2 6 BNR# G2 BNR# D48# U26 @2SC2411K
R319 51_1%_0603 AC3 U24 HD#49
BPM5# IERR# D49# HD#50
1 2 J26 DP0# D50# U23
R320 51_1%_0603 K25 V25 HD#51
DP1# D51# HD#52
K26 DP2# D52# U21
L25 V22 HD#53
BREQ0# DP3# D53# HD#54 PAD3 PAD2 PAD4 PAD7
6 BREQ0# H6 BREQ0# D54# V24
D2 CONTROL GROUP W26 HD#55
6 BPRI# BPRI# D55#
G4 Y26 HD#56 1 1 1 1
6 HLOCK# LOCK# D56#
F3 W25 HD#57
6 HIT# HIT# D57#
E3 Y23 HD#58
6 HITM# HITM# D58#
E2 Y24 HD#59 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2
6 DEFER# DEFER# D59#
H2 Y21 HD#60
6 DRDY# DRDY# D60#
V6 AA25 HD#61
CPURST# AB25 MCERR# D61# HD#62 PAD8 PAD9 PAD6 PAD5
6 CPURST# RESET# D62# AA22
J6 AA24 HD#63
6 HTRDY# TRDY# D63#
6 RS#0 F1 RS0# 1 1 1 1
6 RS#1 G5 RS1# DBI0# E21 DBI0# 6
2 2
6 RS#2 F4 RS2# DBI1# G25 DBI1# 6
AB2 P26 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2
RSP# DBI2# DBI2# 6
DBI3# V21 DBI3# 6
BPM0# AC6
BPM1# BPM0#
AB5 BPM1# DSTBN0# E22 DSTBN0# 6
BPM2# AC4 K22
BPM2# DSTBN1# DSTBN1# 6
BPM3# Y6 R22
BPM3# DSTBN2# DSTBN2# 6
BPM4# AA5 W22
BPM4# DSTBN3# DSTBN3# 6
BPM5# AB4 F21
BPM5# DSTBP0# DSTBP0# 6
DSTBP1# J23 DSTBP1# 6
AF26 SKTOCC# DSTBP2# P23 DSTBP2# 6
D5 TDO DSTBP3# W23 DSTBP3# 6
ITP_TDI C1 MISC
ITP_TMS TDI
F7 TMS BCLK0 AF22 CLK_HCLK 12
ITP_TRST# E6 AF23
TRST# BCLK1 CLK_HCLK# 12
ITP_TCK D4 HOST CLK
TCK
+CPU_VCC 1 2 C3 PROCHOT# ITPCLK0 AC26
R82 @62_1%_0603 AD26
BSEL0 ITPCLK1
12 H_BSEL0 AD6 BSEL0
12 H_BSEL1 AD5 BSEL1
H5 C6 A20M#
6 DBSY# DBSY# A20M# A20M# 20
AE25 B6 FERR#
DBR# FERR# FERR# 20
B2 IGNNE#
IGNNE# IGNNE# 20
CPU_PWRGD AB23 D1 INTR
20 CPU_PW RGD PWRGOOD INTR/LINT0 INTR 20
CPUSLP# AB26 LEGACY CPU E5 NMI
20 CPUSLP# SLP# NMI/LINT1 NMI 20
THERMDA B3 W5
THERMDA INIT# CPUINIT# 20
THERMDC C4 THERMAL DIODE Y4
THERMDC STPCLK# STPCLK# 20
THERMTRIP# A2 B5
1 THERMTRIP# SMI# SMI# 20 1

mPGA478

SELPSB[1:0] STSEM BUS FREQUENCY

00 100MHZ Compal Electronics, Inc.


01 RESERVED Title

10 RESERVED THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
Pentium 4/Northwood Processor in mPGA478
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
11 RESERVED DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 4 of 45
A B C D E
A B C D E

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
+CPU_VCC PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE
1 2 +VCCA USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
L33 +CPU_VCC

1
4.7UH_0805 C351 C363
+ U26B
D10

2
VSS

1
150U_D 1UF_0603 C364 C365 C366 U26C
AD20 VCCA VSS A11
VSSA PLL ANALOG VOLTAGE

+
1 2 AD22 VSSA VSS A13 +CPU_VCC AF9 VCC VSS D6
L32 C341 150U_D A15 .1UF_X5R .1UF_X5R .1UF_X5R B11 D8

2
4.7UH_0805 VCCIOPLL VSS VCC VSS
AE23 VCCIOPLL VSS A17 B13 VCC VSS E1
A5 VCCSENSE VSS A19 B15 VCC VSS E11
4 A4 VSSSENSE VSS A21 B17 VCC VSS E13 4
RP55 A24 +CPU_VCC B19 E15
TESTHI0 VSS VCC VSS
1 10 +CPU_VCC VSS A26 B7 VCC VSS E17
TESTHI1 2 9 TESTHI7 A10 A3 B9 E19
TESTHI2 TESTHI6 VCC VSS VCC VSS
3 8 A12 A9 C10 E23
VCC
Northwood VSS VCC VSS

1
TESTHI3 4 7 TESTHI5 A14 AA1 C367 C396 C397 C398 C399 C400 C401 C12 E26
TESTHI4 VCC VSS VCC VSS
+CPU_VCC 5 6 A16 VCC VSS AA11 C14 VCC VSS E4
A18 AA13 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R C16 E7

2
10P8R-4.7K VCC VSS VCC VSS
A20 AA15 C18 E9
RP53
A8
VCC
VCC
VSS
VSS AA17
+CPU_VCC
C20
VCC
VCC
Northwood VSS
VSS F10
AA10 VCC VSS AA19 C8 VCC VSS F12
TESTHI8 1 10 AA12 AA23 D11 F14
+CPU_VCC VCC VSS VCC VSS
TESTHI9 2 9 AA14 AA26 D13 F16
TESTHI10 VCC VSS VCC VSS
3 8 AA16 VCC VSS AA4 D15 VCC VSS F18

1
TESTHI11 4 7 AA18 AA7 C120 C126 C129 C121 C358 C360 C359 D17 F2
TESTHI12 VCC VSS VCC VSS
+CPU_VCC 5 6 AA8 VCC VSS AA9 D19 VCC VSS F22
AB11 AB10 1UF_0603 1UF_0603 1UF_0603 1UF_0603 1UF_0603 1UF_0603 1UF_0603 D7 F25

2
10P8R-4.7K VCC VSS VCC VSS
AB13 VCC VSS AB12 D9 VCC VSS F5
AB15 POWER, AB14 E10 F8
VCC GROUND, VSS +CPU_VCC VCC POW ER, GROUND AND NC VSS
+CPU_VCC AB17 VCC VSS AB16 E12 VCC VSS G21
AB19 RESERVED AB18 E14 G24
VCC SIGNALS VSS VCC VSS
AB7 VCC VSS AB20 E16 VCC VSS G3

1
AB9 AB21 C96 C97 C98 E18 G6
VCC VSS VCC VSS
AC10 VCC VSS AB24 E20 VCC VSS H1
AC12 AB3 10UF_1206 10UF_1206 10UF_1206 E8 H23

2
VCC VSS VCC VSS
AC14 VCC VSS AB6 F11 VCC VSS H26
AC16 VCC VSS AB8 F13 VCC VSS H4
+CPU_VCC AC18 AC11 +CPU_VCC F15 J2
VCC VSS VCC VSS
AC8 VCC VSS AC13 F17 VCC VSS J22
3 AD11 AC15 F19 J25 3
VCC VSS VCC VSS
2

1
AD13 AC17 C99 C158 C159 C160 C161 C64 C80 F9 J5
R366 VCC VSS VCC VSS
AD15 VCC VSS AC19 VSS K21
49.9_1%_0603 AD17 AC2 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 K24

2
VCC VSS VSS
AD19 VCC VSS AC22 VSS K3
AD7 AC25 CPU_VID0 AE5 K6
1

CPU_GTLREF VCC VSS +CPU_VCC CPU_VID1 VID0 VSS


AD9 VCC VSS AC5 AE4 VID1 VSS L1
AE10 AC7 CPU_VID2 AE3 L23
VCC VSS VID2 VSS
2

AE12 AC9 CPU_VID3 AE2 L26


VCC VSS VID3 VSS
1

1
R361 C411 C439 C404 AE14 AD1 C105 C117 C374 C145 C166 C186 C65 CPU_VID4 AE1 L4
VCC VSS +1.2VP VID4 VSS
AE16 VCC VSS AD10 VSS M2
1UF_0603 220PF 220PF AE18 AD12 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 M22
2

2
100_1%_0603 VCC VSS VSS
AE20 AD14 AF4 M25
1

VCC VSS VCCVID VSS


AE6 VCC VSS AD16 VSS M5

1
AE8 AD18 +CPU_VCC C352 N21
VCC VSS VSS
AF11 VCC VSS AD21 Y5 VSS VSS N24
AF13 AD23 1UF_0603 Y25 N3

2
VCC VSS VSS VSS

1
AF15 AD4 C81 C106 C118 C135 C155 C174 C188 Y22 N6
VCC VSS VSS VSS
AF17 VCC VSS AD8 Y2 VSS VSS P2
+CPU_VCC AF19 AE11 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 W6 P22

2
VCC VSS VSS VSS
AF2 VCC VSS AE13 W3 VSS VSS P25
AF21 VCC VSS AE15 W24 VSS VSS P5
2

AF5 AE17 +CPU_VCC W21 R1


R354 VCC VSS VSS VSS
AF7 VCC VSS AE19 V4 VSS VSS R23
49.9_1%_0603 AE22 V26 R26
VSS VSS VSS
1

1
AE24 C406 C413 C428 C434 C447 C449 C454 V23 R4
VSS VSS VSS
AE26 V1 T21
1

H_GTLREF VSS 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 VSS VSS
AE7 U5 T24
2

2
VSS VSS VSS
VSS AE9 U25 VSS VSS T3
2

2 2
VSS AF1 U22 VSS VSS T6
1

R358 C424 C440 C405 AF10 +CPU_VCC U2


TESTHI0 VSS VSS
AD24 TESTHI0 VSS AF12
100_1%_0603 1UF_0603 220PF 220PF TESTHI1 AA2 AF14
2

TESTHI1 VSS
1

1
TESTHI2 AC21 AF16 C380 C407 C414 C430 C435 C377 C368
1

TESTHI3 TESTHI2 VSS


AC20 TESTHI3 VSS AF18
TESTHI4 AC24 AF20 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 10UF_1206 mPGA478
2

2
TESTHI5 TESTHI4 VSS
AC23 TESTHI5 VSS AF6
TESTHI6 AA20 AF8
TESTHI7 TESTHI6 VSS
AB22 TESTHI7 VSS B10
TESTHI8 U6 B12
TESTHI9 TESTHI8 VSS +3VS
W4 TESTHI9 VSS B14
TESTHI10 Y3 B16 RP54
TESTHI11 TESTHI10 VSS +CPU_VCC CPU_VID01
A6 TESTHI11 VSS B18 8
TESTHI12 AD25 B20 CPU_VID12 7
TESTHI12 VSS CPU_VID23
VSS B23 6
CPU_GTLREF AA21 B26 CPU_VID34 5
H_GTLREF GTLREF VSS
AA6 GTLREF VSS B4
F20 B8 + C470 + C484 + C474 + C473 + C472 + C495 + C494 + C471 + C483 + C475 8P4R-1K
GTLREF VSS 470U_E 470U_E 470U_E 330U_E 470U_E 470U_E 470U_E 470U_E 330U_E CPU_VID42
F6 GTLREF VSS C11 470U_E 1
C13 2.5V 2.5V 2.5V 2.5V 2.5V 2.5V 2.5V 2.5V 2.5V 2.5V R317 1K
VSS
VSS C15
VSS C17
1 2 COMP0 L24 C19 +CPU_VCC
R360 51.1_1%_0603 COMP0 VSS CPU_VID[0..4]
P1 COMP1 VSS C2 44 VID[0..4]
1 2 COMP1 VSS C22
R63 51.1_1%_0603 C25
VSS
VSS C5
A22 C7 + C345 + C350 + C348 + C347 + C346 + C349
1 RSVD VSS 1
A7 C9 470U_E 470U_E 470U_E 470U_E 470U_E 330U_E
RSVD VSS 2.5V 2.5V 2.5V
AD2 RSVD VSS D12 2.5V 2.5V 2.5V
AD3 RSVD VSS D14
AE21 RSVD VSS D16
2 1 AF3 D18
+1.2VP
AF24
RSVD VSS
D20
Compal Electronics, Inc.
R323 RSVD VSS
AF25 RSVD VSS D21
@0 D24 Title
VSS
VSS D3 Pentium 4/Northwood Processor in mPGA478
mPGA478 Size Document Number Rev
B LA1432 1.A

Date: 星期五, 六月 07, 2002 Sheet 5 of 45


A B C D E
A B C D E

MC-1/3(GTL+,AGP,HUB)

HD#[0..63] U21A HA#[3..31] GAD[0..31] U21C


4 HD#[0..63] HA#[3..31] 4 13 GAD[0..31]
HD#0 AA2 T4 HA#3 GAD0 R27 H26
HD#1 HD#0 HA#3 HA#4 GAD1 G_AD0 TESTIN#
AB5 HD#1 HA#4 T5 R28 G_AD1 RSVD G9
HD#2 AA5 T3 HA#5 GAD2 T25 G10
HD#3 HD#2 HA#5 HA#6 GAD3 G_AD2 RSVD
AB3 HD#3 HA#6 U3 R25 G_AD3 RSVD G16
HD#4 AB4 R3 HA#7 GAD4 T26 G17
HD#5 HD#4 HA#7 HA#8 GAD5 G_AD4 RSVD
AC5 HD#5 HA#8 P7 T27 G_AD5 RSVD H6
1 HD#6 HA#9 GAD6 1
AA3 HD#6 HA#9 R2 U27 G_AD6 RSVD H7
HD#7 AA6 P4 HA#10 GAD7 U28 J23
HD#8 HD#7 HA#10 HA#11 GAD8 G_AD7 RSVD
AE3 HD#8 HA#11 R6 V26 G_AD8 RSVD H27
HD#9 AB7 P5 HA#12 GAD9 V27 K23
HD#10 HD#9 HA#12 HA#13 GAD10 G_AD9 RSVD
AD7 HD#10 HA#13 P3 T23 G_AD10 RSVD K25
HD#11 AC7 N2 HA#14 GAD11 U23 J25
HD#12 HD#11 HA#14 HA#15 GAD12 G_AD11 RSVD
AC6 HD#12 HA#15 N7 T24 G_AD12
HD#13 AC3 N3 HA#16 GAD13 U24 AC18
HD#14 HD#13 HA#16 HA#17 GAD14 G_AD13 GND
AC8 HD#14 HA#17 K4 U25 G_AD14 GND AC20
HD#15 AE2 M4 HA#18 GAD15 V24 AC21
HD#16 HD#15 HA#18 HA#19 GAD16 G_AD15 GND
AG5 HD#16 HA#19 M3 Y27 G_AD16 GND AC23
HD#17 AG2 L3 HA#20 GAD17 Y26 AC26
HD#18 HD#17 HA#20 HA#21 GAD18 G_AD17 GND
AE8 HD#18 HA#21 L5 AA28 G_AD18 GND AD6
HD#19 AF6 K3 HA#22 GAD19 AB25 AD8
HD#20 HD#19 HA#22 HA#23 GAD20 G_AD19 GND
AH2 HD#20 HA#23 J2 AB27 G_AD20 GND AD10
HD#21 AF3 M5 HA#24 GAD21 AA27 AD12
HD#22 HD#21 HA#24 HA#25 GAD22 G_AD21 GND
AG3 HD#22 HA#25 J3 AB26 G_AD22 GND AD14
HD#23 AE5 L2 HA#26 GAD23 Y23 AD16
HD#24 HD#23 HA#26 HA#27 GAD24 G_AD23 GND
AH7 HD#24 HA#27 H4 AB23 G_AD24 GND AD19
HD#25 AH3 N5 HA#28 GAD25 AA24 AD22
HD#26
HD#27
AF4
AG8
HD#25
HD#26
HD#27
HOST HA#28
HA#29
HA#30
G2
M6
HA#29
HA#30
GAD26
GAD27
AA25
AB24
G_AD25
G_AD26
G_AD27
GND
GND
GND
AE1
AE4
HD#28 AG7 L7 HA#31 GAD28 AC25 AE18
HD#29 HD#28 HA#31 GAD29 G_AD28 GND
AG6 AC24 AE20

AGP
HD#30 HD#29 HREQ#[0..4] GAD30 G_AD29 GND
AF8 HD#30 HREQ#[0..4] 4 AC22 G_AD30 GND AE29
HD#31 AH5 U6 HREQ#0 GAD31 AD24
HD#32 HD#31 HREQ#0 HREQ#1 G_AD31
AC11 HD#32 HREQ#1 T7
HD#33 AC12 R7 HREQ#2 V25 HL[0..10]
HD#33 HREQ#2 13 GC/BE#0 G_C/BE#0 HL[0..10] 20
HD#34 AE9 U5 HREQ#3 V23
HD#34 HREQ#3 13 GC/BE#1 G_C/BE#1
HD#35 AC9 U2 HREQ#4 Y25 P25 HL0
HD#35 HREQ#4 13 GC/BE#2 G_C/BE#2 HI0
HD#36 AE10 AA23 P24 HL1
HD#36 13 GC/BE#3 G_C/BE#3 HI1
HD#37 AD9 W2 RS#0 N27 HL2
2 HD#38 HD#37 RS#0 RS#1 GFRAME# HI2 HL3 2
AG9 HD#38 RS#1 W7 13 GFRAME# Y24 G_FRAME# HI3 P23
HD#39 AC10 W6 RS#2 GDEVSEL# W28 M26 HL4
HD#39 RS#2 RS#[0..2] 13 GDEVSEL# G_DEVSEL# HI4
HD#40 AE12 GIRD Y# W27 M25 HL5
HD#40 RS#[0..2] 4 13 GIRDY# G_IRDY# HI5
HD#41 AF10 R5 GTRDY# W24 L28 HL6
HD#42 AG11
HD#41
HD#42
ADSTB0#
ADSTB1# N6
ADSTB0# 4
ADSTB1# 4
13
13
GTRDY#
GSTOP#
GSTOP# W23
G_TRDY#
G_STOP#
HUB HI6
HI7 L27 HL7
HD#43 AG10 GPAR W25 M27 HL8
HD#43 13 GPAR G_PAR HI8
HD#44 AH11 K8 GREQ# AG24 N28 HL9
HD#44 BCLK# CLK_GHT# 12 13 GREQ# G_REQ# HI9
HD#45 AG12 J8 GGNT# AH25 M24 HL10
HD#45 BCLK CLK_GHT 12 13 GGNT# G_GNT# HI10
HD#46 AE13 PIPE# AF22 P26 H UBREF
HD#46 13 PIPE# PIPE# HIREF HUBREF 20
HD#47 AF12 AE17 N25 HL_STB
HD#47 CPURST# CPURST# 4 HISTB HL_STB 20
HD#48 AG13 W5 AD_STB0 R24 N24 HL_STB#
HD#48 HLOCK# HLOCK# 4 13 AD_STB0 AD_STB0 HISTB# HL_STB# 20
HD#49 AH13 Y4 AD_STB0# R23 P27 +GMCH_HLCOMP 1 2
HD#49 DEFER# DEFER# 4 13 AD_STB0# AD_STB#0 HLRCOMP +1.8VS
HD#50 AC14 V3 AD_STB1 AC27 R56 40.2_1%_0603
HD#50 ADS# ADS# 4 13 AD_STB1 AD_STB1
HD#51 AF14 W3 AD_STB1# AC28
HD#51 BNR# BNR# 4 13 AD_STB1# AD_STB#1
HD#52 AG14 Y7 SBSTB AF27
HD#52 BPRI# BPRI# 4 SB_STB
HD#53 AE14 V5 SBSTB# AF26 AH28
HD#53 DBSY# DBSY# 4 SB_STB# SBA0
HD#54 AG15 V4 AH27
HD#54 DRDY# DRDY# 4 SBA1
HD#55 AG16 Y5 AG28
HD#55 HIT# HIT# 4 SBA2
HD#56 AG17 Y3 RBF# AE22 AG27
HD#56 HITM# HITM# 4 13 RBF# RBF# SBA3
HD#57 AH15 U7 W BF# AE23 AE28
HD#57 HTRDY# HTRDY# 4 13 WBF# WBF# SBA4
HD#58 AC17 V7 AE27
HD#58 BR0# BREQ0# 4 SBA5
HD#59 AF16 AGPREF AA21 AE24
HD#60 HD#59 AGPREF SBA6
AE15 HD#60 1 2 GRCOMP AD25 GRCOMP SBA7 AE25
HD#61 AH17 AC2 RCOMP0 R44 1 2 22 R48 40.2_1%_0603 AD26
HD#62 HD#61 RCOMP0 RCOMP1 R45 NC
AD17 HD#62 RCOMP1 AC13 1 2 22 AD27 NC ST0 AG25 ST0
ST0 13
HD#63 AE16 AA7 SWNG AF24 ST1
HD#63 SWNG0 ST1 ST1 13
AD13 CLK_66M_MCH P22 AG26 ST2
SWNG1 12 CLK_AGP_MCH 66IN ST2 ST2 13
RSTIN# J27 PCIRST# 13,20,23,24,25,26,27,31,33
4 DSTBN0# AD4 DSTBN0#

1
AE6 BROOKDALE
4 DSTBN1# DSTBN1#
4 DSTBN2# AE11 DSTBN2#
AC15 R65
3 4 DSTBN3# DSTBN3# 3
AD3 M7 MCH_GTLREF 10
4 DSTBP0# DSTBP0# HVREF
4 DSTBP1# AE7 R8

1 2
DSTBP1# HVREF +1.5VS
4 DSTBP2# AD11 DSTBP2# HVREF Y8
AC16 AB11 C151
4 DSTBP3# DSTBP3# HVREF
4 DBI0# AD5 DBI0# HVREF AB17

1
AG4 10PF
4 DBI1#

2
DBI1# +1.5VS
4 DBI2# AH9 DBI2#
AD15 R350
4 DBI3# DBI3# 1K_1%_0603 GTRDY# 2 1
R52 6.8K

2
AGPREF GIRD Y#
2 1
13 AGPREF
BROOKDALE R46 6.8K

1
GDEVSEL#2 1
R54 6.8K
R351 GSTOP# 2 1
1K_1%_0603 C90 C409 R51 6.8K
0.1UF_X5R 0.1UF_X5R GFRAME# 2 1

2
R50 6.8K
+CPU_VCC GREQ# 2 1
R28 6.8K
GGNT# 2 1
R29 6.8K
1

+1.8VS SBSTB 2 1
ST0 2 1 R36 @6.8K
R33 R30 2K RBF# 2 1
+CPU_VCC ST1 2 1 R31 6.8K

1
300_1%_0603 C71 R207 R38 @2K PIPE# 2 1
2

2
0.01UF C222 GPAR 2 1 R22 6.8K
1

SWNG R53 100K W BF# 2 1


R69 AD_STB0# 2 1 R32 6.8K

1
150_1%_0603 0.01UF R57 6.8K AD_STB0 2 1

2
1

H UBREF AD_STB1# 2 1 R58 @6.8K


4 49.9_1%_0603 C70 C94 R40 6.8K AD_STB1 4
2 1
2

1
R49 R206 SBSTB# 2 1 R47 @6.8K
2

MCH_GTLREF 0.1UF_X5R 0.1UF_X5R C140 C141 C221 R26 6.8K


150_1%_0603
2
1

0.1UF_X5R 0.1UF_X5R 0.1UF_X5R ST1 2 1


1

R55 2 150_1%_0603 R37 @10K


C87 C88 C104 C130

100_1%_0603 0.1UF_X5R 0.1UF_X5R 0.1UF_X5R 0.1UF_X5R Compal Electronics, Inc.


2

Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
Brookdale-1/3(GTL+,AGP,HUB)
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA1432
Date: 星期五, 六月 07, 2002 Sheet 6 of 45
A B C D E
A B C D E

MCH-2/3(SDRAM)
DDR_SDQ[0..63] U21B DDR_SMA[0..12]
9 DDR_SDQ[0..63] DDR_SMA[0..12] 9
DDR_SDQ0 G28 E12 DDR_SMA0
DDR_SDQ1 SMD0 SMAA0 DDR_SMA1
F27 SMD1 SMAA1 F17
DDR_SDQ2 C28 E16 DDR_SMA2
DDR_SDQ3 SMD2 SMAA2 DDR_SMA3
E28 SMD3 SMAA3 G18
DDR_SDQ4 H25 G19 DDR_SMA4
DDR_SDQ5 SMD4 SMAA4 DDR_SMA5
G27 SMD5 SMAA5 E18
DDR_SDQ6 F25 F19 DDR_SMA6
DDR_SDQ7 SMD6 SMAA6 DDR_SMA7
B28 SMD7 SMAA7 G21
1 DDR_SDQ8 DDR_SMA8 1
E27 SMD8 SMAA8 G20
DDR_SDQ9 C27 F21 DDR_SMA9
DDR_SDQ10 SMD9 SMAA9 DDR_SMA10
B25 SMD10 SMAA10 F13
DDR_SDQ11 C25 E20 DDR_SMA11
DDR_SDQ12 SMD11 SMAA11 DDR_SMA12
B27 SMD12 SMAA12 G22
DDR_SDQ13 D27
DDR_SDQ14 SMD13 DDR_SBS0
D26 SMD14 SBS0 G12 DDR_SBS0 9
DDR_SDQ15 E25 G13 DDR_SBS1
SMD15 SBS1 DDR_SBS1 9
DDR_SDQ16 D24
DDR_SDQ17 SMD16
E23 SMD17 SCK0 E14 DDR_CLK0 9
DDR_SDQ18 C22 F15

DDR-MEMORY
SMD18 SCK#0 DDR_CLK#0 9
DDR_SDQ19 E21 J24
SMD19 SCK1 DDR_CLK1 9
DDR_SDQ20 C24 G25
SMD20 SCK#1 DDR_CLK#1 9
DDR_SDQ21 B23 G6
SMD21 SCK2 DDR_CLK2 9
DDR_SDQ22 D22 G7
SMD22 SCK#2 DDR_CLK#2 9
DDR_SDQ23 B21 G15
SMD23 SCK3 DDR_CLK3 10
DDR_SDQ24 C21 G14
SMD24 SCK#3 DDR_CLK#3 10
DDR_SDQ25 D20 E24
SMD25 SCK4 DDR_CLK4 10
DDR_SDQ26 C19 G24
SMD26 SCK#4 DDR_CLK#4 10
DDR_SDQ27 D18 H5
SMD27 SCK5 DDR_CLK5 10
DDR_SDQ28 C20 F5
SMD28 SCK#5 DDR_CLK#5 10
DDR_SDQ29 E19
DDR_SDQ30 SMD29 DDR_SRAS#
C18 SMD30 SRAS# F11 DDR_SRAS# 9
DDR_SDQ31 E17 G8 DDR_SCAS#
SMD31 SCAS# DDR_SCAS# 9
DDR_SDQ32 E13 G11 DDR_SWE#
SMD32 SWE# DDR_SWE# 9
DDR_SDQ33 C12
DDR_SDQ34 SMD33 DDR_CKE0
B11 SMD34 SCKE0 G23 DDR_CKE0 9
DDR_SDQ35 C10 E22 DDR_CKE1
SMD35 SCKE1 DDR_CKE1 9
DDR_SDQ36 B13 H23 DDR_CKE2
SMD36 SCKE2 DDR_CKE2 10
DDR_SDQ37 C13 F23 DDR_CKE3
SMD37 SCKE3 DDR_CKE3 10
DDR_SDQ38 C11
DDR_SDQ39 SMD38
D10 SMD39
2 DDR_SDQ40 DDR_SCS#0 2
E10 SMD40 SCS#0 E9 DDR_SCS#0 9
DDR_SDQ41 C9 F7 DDR_SCS#1
SMD41 SCS#1 DDR_SCS#1 9
DDR_SDQ42 D8 F9 DDR_SCS#2
SMD42 SCS#2 DDR_SCS#2 10
DDR_SDQ43 E8 E7 DDR_SCS#3
SMD43 SCS#3 DDR_SCS#3 10
DDR_SDQ44 E11
DDR_SDQ45 SMD44 DDR_SDQS0
B9 SMD45 SDQS0 F26 DDR_SDQS0 9
DDR_SDQ46 B7 C26 DDR_SDQS1
SMD46 SDQS1 DDR_SDQS1 9
DDR_SDQ47 C7 C23 DDR_SDQS2
SMD47 SDQS2 DDR_SDQS2 9
DDR_SDQ48 C6 B19 DDR_SDQS3
SMD48 SDQS3 DDR_SDQS3 9
DDR_SDQ49 D6 D12 DDR_SDQS4
SMD49 SDQS4 DDR_SDQS4 9
DDR_SDQ50 D4 C8 DDR_SDQS5
SMD50 SDQS5 DDR_SDQS5 9
DDR_SDQ51 B3 C5 DDR_SDQS6
SMD51 SDQS6 DDR_SDQS6 9
DDR_SDQ52 E6 E3 DDR_SDQS7
SMD52 SDQS7 DDR_SDQS7 9
DDR_SDQ53 B5 E15 DDR_SDQS8
SMD53 SDQS8 DDR_SDQS8 9
DDR_SDQ54 C4
DDR_SDQ55 SMD54 DDR_CB0
E5 SMD55 SCB0 C16 DDR_CB0 9
DDR_SDQ56 C3 D16 DDR_CB1
SMD56 SCB1 DDR_CB1 9
DDR_SDQ57 D3 B15 DDR_CB2
SMD57 SCB2 DDR_CB2 9
DDR_SDQ58 F4 C14 DDR_CB3
SMD58 SCB3 DDR_CB3 9
DDR_SDQ59 F3 B17 DDR_CB4
SMD59 SCB4 DDR_CB4 9
DDR_SDQ60 B2 C17 DDR_CB5
SMD60 SCB5 DDR_CB5 9
DDR_SDQ61 C2 C15 DDR_CB6
SMD61 SCB6 DDR_CB6 9
DDR_SDQ62 E2 D14 DDR_CB7
SMD62 SCB7 DDR_CB7 9
DDR_SDQ63 G5 SMD63
G3 R CVIN#
RCVENIN#
+1.25VS 1 2 SRCOMP J28 SRCOMP RCVENOUT# H3 RCVOUT# 1 2
R80 30.1_1%_0603 R81 0
SDREF 1 2 J9 SDREF

1
R75 0 J21 C187
SDREF
1

1
C173 C172 @47PF

2
3 3
2

2
0.1UF_X5R 0.1UF_X5R

BROOKDALE

4 4

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
Brookdale-2/3(SDRAM)
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA1432
Date: 星期五, 六月 07, 2002 Sheet 7 of 45
A B C D E
A B C D E

MCH-3/3(Power)

L13
U21D 4.7UH_0805
R22 T13 VCCA0 1 2
+1.5VS VCC1_5 VCCHA1 +1.5VS
R29 T17 VCCA1 1 2 +1.5VS

+
VCC1_5 VCCGA1
U22 VCC1_5
U26 U13 VSSA0 L14
VCC1_5 VSSHA2 VSSA1 C127 33U_D 4.7UH_0805
W22 U17

+
VCC1_5 VSSGA2
W29 VCC1_5
1 1
AA22 VCC1_5 GND A3
AA26 A7 C131 33U_D
VCC1_5 GND
AB21 VCC1_5 GND A11
AC29 VCC1_5 GND A15
AD21 VCC1_5 GND A19
AD23 VCC1_5 GND A23
AE26 VCC1_5 GND A27
AF23 VCC1_5 GND D5
AG29 D9 +1.8VS
VCC1_5 GND
AJ25 VCC1_5 GND D13
N14 VCC1_5 GND D17
N16 VCC1_5 GND D21
P13 VCC1_5 GND E1
P15 E4 + C144 C138 C152 C156 C139 C157
VCC1_5 GND
P17 VCC1_5 GND E26
R14 E29 22UF_10V_1206 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
VCC1_5 GND
R16 VCC1_5 GND F8
T15 VCC1_5 GND F12
U14 VCC1_5 GND F16
U16 VCC1_5 GND F20
GND F24
GND G26
L25 H9 +CPU_VCC
+1.8VS VCC1_8 GND
L29 VCC1_8 GND H11
M22 VCC1_8 GND H13
N23 VCC1_8 GND H15
N26 H17 C33
VCC1_8 GND + C57 C53 C76 C86 C75 C114 C150 C89
GND H19
GND H21
A5 J1 22UF_10V_1206 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
+2.5V VCCSM GND
A9 VCCSM GND J4
A13 VCCSM GND J6
2 2
A17 VCCSM GND J22
A21 VCCSM GND J26
A25 VCCSM GND J29
C1 VCCSM GND K5
C29 K7 +2.5V
VCCSM GND
D7 VCCSM GND K27
D11 VCCSM GND L1
D15 VCCSM GND L4

1
D19 VCCSM GND L6
D23 L8 + C185 C189 C164 C169 C170 C163 C171 C168 C167 C193 C194 C195 C198 C197 C196
VCCSM GND
D25 VCCSM GND L22 150UF_E
F6 L24 4.7UF_0805 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

2
VCCSM GND 6.3V
F10 VCCSM GND L26
F14 VCCSM GND M23
F18 VCCSM GND N1
F22 VCCSM GND N4
G1 VCCSM GND N8
G4 N13 +1.5VS
VCCSM GND
G29 VCCSM GND N15
H8 VCCSM GND N17
H10 VCCSM GND N22

1
H12 N29 C49 C46
VCCSM GND + C66 C115 C128 C143 C113 C69 C119 C77
H14 VCCSM GND P6 +
H16 P8
POWER/GND

VCCSM GND 150UF_E 22UF_10V_1206 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
H18 P14

2
VCCSM GND 6.3V
H20 VCCSM GND P16
H22 VCCSM GND R1
H24 VCCSM GND R4
J5 VCCSM GND R13
J7 VCCSM GND R15
K6 VCCSM GND R17
K22 VCCSM GND R26
3 3
K24 VCCSM GND T6
K26 VCCSM GND T8
L23 VCCSM GND T14
GND T16
+CPU_VCC M8 VTT GND T22
U8 VTT GND U1
AA9 VTT GND U4
AB8 VTT GND U15
AB18 VTT GND U29
AB20 VTT GND V6
AC19 VTT GND V8
AD18 VTT GND V22
AD20 VTT GND W1
AE19 VTT GND W4
AE21 VTT GND W8
AF18 VTT GND W26
AF20 VTT GND Y6
AG19 VTT GND Y22
AG21 VTT GND AA1
AG23 VTT GND AA4
AJ19 VTT GND AA8
AJ21 VTT GND AA29
AJ23 VTT GND AB6
GND AB9
AB19 GND GND AB10
AB22 GND GND AB12
AC1 GND GND AB13
AC4 GND GND AB14
AF21 GND GND AB15
AF25 GND GND AB16
AG1 GND GND AF5
AG18 GND GND AF7
4 4
AG20 GND GND AF9
AG22 GND GND AF11
AH19 GND GND AF13
AH21 GND GND AF15
AH23 GND GND AF17
AJ3 GND GND AF19
AJ5 GND GND AJ9
AJ7 AJ11
AJ27
GND GND
AJ13
Compal Electronics, Inc.
GND GND Title
AJ17 GND GND AJ15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
Brookdale-3/3(Power)
BROOKDALE PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA1432
Date: 星期五, 六月 07, 2002 Sheet 8 of 45
A B C D E
A B C D E F G H

+2.5V +2.5V DDR_DQ[0..63]


DDR_F_CB[0..7] DDR_DQ[0..63] 10
SDREF_DIMM
DDR_DQS[0..8] DDR_F_CB[0..7] 10
DDR_SDQ0 1 2 DDR_DQ0 DDR_SDQ30 1 2 DDR_DQ30
DDR_DQS[0..8] 10
R434 22 R179 22 JP17
DDR_SDQ4 1 2 DDR_DQ4 DDR_SDQ26 1 2 DDR_DQ26 1 2 2 1
VREF VREF SDREF
R197 22 R447 22 3 4 0
VSS VSS R497

1
DDR_DQ5 5 6 DDR_DQ1 C571
DDR_SDQ1 DDR_DQ1 DDR_SDQ31 DDR_DQ31 DDR_DQ4 DQ0 DQ4 DDR_DQ0
1 2 1 2 7 DQ1 DQ5 8
R433 22 R178 22 9 10 .1UF_X5R

2
DDR_SDQ5 DDR_DQ5 DDR_SDQ27 DDR_DQ27 DDR_DQS0 VDD VDD
1 2 1 2 11 DQS0 DM0 12
R196 22 R448 22 DDR_DQ3 13 14 DDR_DQ6
DQ2 DQ6 DDR_SMA[0..12]
15 VSS VSS 16 7 DDR_SMA[0..12]
DDR_SDQS0 1 2 DDR_DQS0 DDR_CB7 1 2 DDR_F_CB7 DDR_DQ7 17 18 DDR_DQ2
R195 22 R452 22 DDR_DQ13 DQ3 DQ7 DDR_DQ8 DDR_SMA9 1 DDR_F_SMA9
19 DQ8 DQ12 20 2
DDR_SDQ6 1 2 DDR_DQ6 DDR_CB6 1 2 DDR_F_CB6 21 22 R171 10
1 R435 22 R174 22 DDR_DQ9 VDD VDD DDR_DQ12 DDR_SMA12 1 DDR_F_SMA12 1
Layout note 23 DQ9 DQ13 24 2
DDR_DQS1 25 26 R172 10
DDR_SDQ8 DDR_DQ8 DDR_CB5 DDR_F_CB5 DQS1 DM1
1 2 1 2 27 VSS VSS 28
Place these resistor R437 22 R177 22 DDR_DQ10 29 30 DDR_DQ14 DDR_SMA6 1 2 DDR_F_SMA6
DDR_SDQ7 DDR_DQ7 DDR_CB4 DDR_F_CB4 DDR_DQ11 DQ10 DQ14 DDR_DQ15 R455 10
closely DIMM0, 1 2 1 2 31 DQ11 DQ15 32
R193 22 R449 22 33 34 DDR_SMA8 1 2 DDR_F_SMA8
all trace length<750mil VDD VDD R454 10
7 DDR_CLK1 35 CK0 VDD 36
DDR_SDQ2 1 2 DDR_DQ2 DDR_CB0 1 2 DDR_F_CB0 37 38
7 DDR_CLK#1 CK0# VSS
R436 22 R176 22 39 40 DDR_SMA11 1 2 DDR_F_SMA11
DDR_SDQ3 DDR_DQ3 DDR_CB1 DDR_F_CB1 VSS VSS R453 10
1 2 1 2
R194 22 R450 22 DDR_SMA7 1 2 DDR_F_SMA7
DDR_DQ16 41 42 DDR_DQ20 R170 10
DDR_SDQ15 DDR_DQ15 DDR_CB2 DDR_F_CB2 DDR_DQ21 DQ16 DQ20 DDR_DQ17
1 2 1 2 43 DQ17 DQ21 44
R440 22 R451 22 45 46 DDR_SMA5 1 2 DDR_F_SMA5
DDR_SDQS1 DDR_DQS1 DDR_SDQS8 DDR_DQS8 DDR_DQS2 VDD VDD R169 10
1 2 1 2 47 DQS2 DM2 48
R190 22 R175 22 DDR_DQ18 49 50 DDR_DQ22 DDR_SMA4 1 2 DDR_F_SMA4
DQ18 DQ22 R456 10
51 VSS VSS 52
DDR_SDQ12 1 2 DDR_DQ12 DDR_DQ23 53 54 DDR_DQ19
R438 22 DDR_DQ28 DQ19 DQ23 DDR_DQ24 DDR_SMA1 1 DDR_F_SMA1
55 DQ24 DQ28 56 2
DDR_SDQ13 1 2 DDR_DQ13 DDR_CB3 1 2 DDR_F_CB3 57 58 R167 10
R192 22 R173 22 DDR_DQ29 VDD VDD DDR_DQ25 DDR_SMA3 1 DDR_F_SMA3
59 DQ25 DQ29 60 2
DDR_DQS3 61 62 R168 10
DDR_SDQ16 DDR_DQ16 DDR_SDQ36 DDR_DQ36 DQS3 DM3
1 2 1 2 63 VSS VSS 64
R187 22 R162 22 DDR_DQ30 65 66 DDR_DQ26 DDR_SMA10 1 2 DDR_F_SMA10
DDR_SDQ20 DDR_DQ20 DDR_SDQ32 DDR_DQ32 DDR_DQ31 DQ26 DQ30 DDR_DQ27 R166 10
1 2 1 2 67 DQ27 DQ31 68
R441 22 R163 22 69 70 DDR_SMA2 1 2 DDR_F_SMA2
DDR_F_CB5 VDD VDD DDR_F_CB4 R457 10
71 CB0 CB4 72
DDR_SDQ14 1 2 DDR_DQ14 DDR_SDQS4 1 2 DDR_DQS4 DDR_F_CB0 73 74 DDR_F_CB1
R439 22 R161 22 CB1 CB5 R458 10
75 VSS VSS 76
DDR_SDQ9 1 2 DDR_DQ9 DDR_SDQ37 1 2 DDR_DQ37 DDR_DQS8 77 78 DDR_SMA0 1 2 DDR_F_SMA0
R191 22 R462 22 DDR_F_CB6 DQS8 DM8 DDR_F_CB2
79 CB2 CB6 80
81 VDD VDD 82
2 DDR_SDQ11 1 2 DDR_DQ11 DDR_SDQ34 1 2 DDR_DQ34 DDR_F_CB3 83 84 DDR_F_CB7 DDR_F_SMA[0..12] 2
CB3 CB7 10 DDR_F_SMA[0..12]
R188 22 R160 22 85 86
DDR_SDQ10 DDR_DQ10 DDR_SDQ33 DDR_DQ33 DU DU/RESET#
1 2 1 2 87 VSS VSS 88
R189 22 R463 22 89 90 Layout note
7 DDR_CLK0 CK2 VSS
7 DDR_CLK#0 91 CK2# VDD 92
DDR_SDQ21 1 2 DDR_DQ21 DDR_SDQ39 1 2 DDR_DQ39 93 94 Place these resistor
R186 22 R159 22 DDR_CKE1 VDD VDD DDR_CKE0
7 DDR_CKE1 95 CKE1 CKE0 96 DDR_CKE0 7 closely DIMM0,
DDR_SDQ17 1 2 DDR_DQ17 DDR_SDQ38 1 2 DDR_DQ38 97 98
R442 22 R464 22 DDR_F_SMA12 DU/A13 DU/BA2 DDR_F_SMA11 all trace length<=750mil
99 A12 A11 100
DDR_F_SMA9 101 102 DDR_F_SMA8
DDR_SDQ19 DDR_DQ19 DDR_SDQ44 DDR_DQ44 A9 A8
1 2 1 2 103 VSS VSS 104
R444 22 R158 22 DDR_F_SMA7 105 106 DDR_F_SMA6
DDR_SDQ18 DDR_DQ18 DDR_SDQ35 DDR_DQ35 DDR_F_SMA5 A7 A6 DDR_F_SMA4
1 2 1 2 107 A5 A4 108
R184 22 R465 22 DDR_F_SMA3 109 110 DDR_F_SMA2
DDR_F_SMA1 A3 A2 DDR_F_SMA0
111 A1 A0 112 Layout note
DDR_SDQ22 1 2 DDR_DQ22 DDR_SDQS5 1 2 DDR_DQS5 113 114
R443 22 R156 22 DDR_F_SMA10 VDD VDD DDR_F_SBS1
115 A10/AP BA1 116 Place these resistor
DDR_SDQS2 1 2 DDR_DQS2 DDR_SDQ40 1 2 DDR_DQ40 DDR_F_SBS0 117 118 DDR_F_SRAS#
R185 22 R467 22 DDR_F_SWE# BA0 RAS# DDR_F_SCAS# closely DIMM0,
119 WE# CAS# 120
7 DDR_SCS#0
DDR_SCS#0 121 122 DDR_SCS#1
DDR_SCS#1 7
all trace length Max=1.3"
DDR_SDQ25 DDR_DQ25 DDR_SDQ41 DDR_DQ41 S0# S1#
1 2 1 2 123 DU DU 124
R446 22 R157 22 125 126
DDR_SDQ28 DDR_DQ28 DDR_SDQ45 DDR_DQ45 DDR_DQ32 VSS VSS DDR_DQ37 +1.25VS
1 2 1 2 127 DQ32 DQ36 128
R182 22 R466 22 DDR_DQ36 129 130 DDR_DQ33
DQ33 DQ37
131 VDD VDD 132
DDR_SDQ24 1 2 DDR_DQ24 DDR_SDQ46 1 2 DDR_DQ46 DDR_DQS4 133 134 RP12 4P2R_56
R445 22 R468 22 DDR_DQ34 DQS4 DM4 DDR_DQ38 DDR_CKE1 1
135 DQ34 DQ38 136 4
DDR_SDQ23 1 2 DDR_DQ23 DDR_SDQ42 1 2 DDR_DQ42 137 138 DDR_CKE0 2 3
R183 22 R155 22 DDR_DQ39 VSS VSS DDR_DQ35
139 DQ35 DQ39 140
DDR_DQ44 141 142 DDR_DQ45
DDR_SDQS3 DDR_DQS3 DDR_SDQ43 DDR_DQ43 DQ40 DQ44 RP11 4P2R_56
1 2 1 2 143 VDD VDD 144
R180 22 R469 22 DDR_DQ41 145 146 DDR_DQ40 DDR_SCS#0 1 4
3 DDR_SDQ29 DDR_DQ29 DDR_SDQ47 DDR_DQ47 DDR_DQS5 DQ41 DQ45 DDR_SCS#1 2 3
1 2 1 2 147 DQS5 DM5 148 3
R181 22 R154 22 149 150
DDR_DQ42 VSS VSS DDR_DQ46
151 DQ42 DQ46 152
DDR_DQ47 153 154 DDR_DQ43
DQ43 DQ47
155 VDD VDD 156
DDR_SDQ[0..63] 157 158
7 DDR_SDQ[0..63] DDR_CB[0..7] VDD CK1# DDR_CLK#2 7
7 DDR_CB[0..7] 159 VSS CK1 160 DDR_CLK2 7
DDR_SDQS[0..8] DDR_SDQ49 1 2 DDR_DQ49 161 162
7 DDR_SDQS[0..8] VSS VSS
R470 22 DDR_DQ48 163 164 DDR_DQ49
DDR_SDQ48 DDR_DQ48 DDR_DQ53 DQ48 DQ52 DDR_DQ52
1 2 165 DQ49 DQ53 166
R153 22 167 168
DDR_DQS6 VDD VDD
169 DQS6 DM6 170
DDR_SDQS6 1 2 DDR_DQS6 DDR_DQ55 171 172 DDR_DQ54
R151 22 DQ50 DQ54
173 VSS VSS 174
DDR_SDQ53 1 2 DDR_DQ53 DDR_DQ50 175 176 DDR_DQ51
R152 22 DDR_DQ58 DQ51 DQ55 DDR_DQ60
177 DQ56 DQ60 178
DDR_SDQ60 1 2 DDR_DQ60 179 180 Layout note
R474 22 DDR_SDQ54 DDR_DQ54 DDR_DQ57 VDD VDD DDR_DQ56
1 2 181 DQ57 DQ61 182
DDR_SDQ50 1 2 DDR_DQ50 R472 22 DDR_DQS7 183 184 Place these resistor
R149 22 DDR_SDQ52 DDR_DQ52 DQS7 DM7
1 2 185 VSS VSS 186 closely DIMM0,
R471 22 DDR_DQ62 187 188 DDR_DQ61
DDR_SDQ56 DDR_DQ56 DDR_DQ59 DQ58 DQ62 DDR_DQ63 all trace length<=750mil
1 2 189 DQ59 DQ63 190
R475 22 DDR_SDQ51 1 2 DDR_DQ51 191 192
DDR_SDQ58 DDR_DQ58 R473 22 VDD VDD
1 2 10,12,21 SMB_DATA 193 SDA SA0 194
R148 22 DDR_SDQ55 1 2 DDR_DQ55 195 196
10,12,21 SMB_CLK SCL SA1
R150 22 197 198 7 DDR_SWE# DDR_SWE# 1 2 DDR_F_SWE#
+3VS VDD_SPD SA2 DDR_F_SWE# 10
199 200 R164 10
DDR_SDQ61 DDR_DQ61 VDD_ID DU DDR_SBS0 DDR_F_SBS0
1 2 7 DDR_SBS0 1 2 DDR_F_SBS0 10
R476 22 R165 10
DDR_SDQ57 1 2 DDR_DQ57 DDR-SODIMM_200_Normal DDR_SCAS# 1 2 DDR_F_SCAS#
7 DDR_SCAS# DDR_F_SCAS# 10
R147 22 R461 10
DDR_SRAS# 1 2 DDR_F_SRAS#
4 7 DDR_SRAS# DDR_F_SRAS# 10 4
R460 10
DDR_SDQ62 1 2 DDR_DQ62 DIMM0
R145 22 R459 10
DDR_SDQS7 1 2 DDR_DQS7 Bottom side 7 DDR_SBS1 DDR_SBS1 1 2 DDR_F_SBS1
DDR_F_SBS1 10
R146 22

DDR_SDQ59 1 2 DDR_DQ59
R144 22 Compal Electronics, Inc.
DDR_SDQ63 1 2 DDR_DQ63 Title
R477 22 DDR-SODIMM SLOT1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 9 of 45
A B C D E F G H
A B C D E

+2.5V +2.5V
+1.25VS +1.25VS
DDR_F_CB[0..7] SDREF_DIMM
DDR_F_CB[0..7] 9
JP18
RP96 4P2R_56 RP34 4P2R_56 RP26 4P2R_56 DDR_DQS[0..8]
DDR_DQS[0..8] 9 1 VREF VREF 2
DDR_DQ4 1 4 4 1 DDR_DQ24 4 1 DDR_DQ49 3 4
VSS VSS

1
DDR_DQ5 2 3 3 2 DDR_DQ25 3 2 DDR_DQ52 DDR_DQ[0..63] DDR_DQ5 5 6 DDR_DQ1
DDR_DQ[0..63] 9 DQ0 DQ4
DDR_DQ4 7 8 DDR_DQ0 C616
DDR_F_SMA[0..12] DQ1 DQ5 .1UF_X5R
DDR_F_SMA[0..12] 9 9 10

2
RP97 4P2R_56 RP32 4P2R_56 RP116 4P2R_56 DDR_DQS0 VDD VDD
11 DQS0 DM0 12
DDR_DQ3 1 4 4 1 DDR_DQ26 4 1 DDR_DQ53 DDR_DQ3 13 14 DDR_DQ6
DDR_DQS0 2 DDR_DQ27 DDR_DQ48 DQ2 DQ6
3 3 2 3 2 15 VSS VSS 16
DDR_DQ7 17 18 DDR_DQ2
DDR_DQ13 DQ3 DQ7 DDR_DQ8 +1.25VS
RP106 4P2R_56 RP117 4P2R_56 19 DQ8 DQ12 20
RP40 4P2R_56 21 22
1 DDR_DQ1 DDR_F_CB0 DDR_DQ55 DDR_DQ9 VDD VDD DDR_DQ12 RP93 4P2R_56 1
1 4 4 1 4 1 23 DQ9 DQ13 24
DDR_DQ0 2 3 3 2 DDR_F_CB5 3 2 DDR_DQS6 DDR_DQS1 25 26 4 1 DDR_F_SMA9
DQS1 DM1 DDR_F_SMA12
27 VSS VSS 28 3 2
DDR_DQ10 29 30 DDR_DQ14
RP98 4P2R_56 RP107 4P2R_56 RP25 4P2R_56 DDR_DQ11 DQ10 DQ14 DDR_DQ15
31 DQ11 DQ15 32 RP19 4P2R_56
DDR_DQ13 1 4 4 1 DDR_F_CB6 4 1 DDR_DQ54 33 34
DDR_DQ7 2 DDR_DQS8 DDR_DQ51 VDD VDD DDR_F_SMA11
3 3 2 3 2 7 DDR_CLK4 35 CK0 VDD 36 4 1
37 38 3 2 DDR_F_SMA8
7 DDR_CLK#4 CK0# VSS
RP33 4P2R_56 39 VSS VSS 40
RP99 4P2R_56
DDR_DQS1 1 DDR_F_CB4 RP118 4P2R_56 RP94 4P2R_56
4 4 1
DDR_DQ9 2 3 3 2 DDR_F_CB1 4 1 DDR_DQ58 DDR_DQ16 41 42 DDR_DQ20 4 1 DDR_F_SMA5
DDR_DQ50 DDR_DQ21 DQ16 DQ20 DDR_DQ17 DDR_F_SMA7
3 2 43 DQ17 DQ21 44 3 2
RP31 4P2R_56 45 VDD VDD 46
RP39 4P2R_56 DDR_DQS2 47 48
DDR_DQ6 DDR_F_CB2 RP24 4P2R_56 DDR_DQ18 DQS2 DM2 DDR_DQ22 RP18 4P2R_56
1 4 4 1 49 DQ18 DQ22 50
DDR_DQ2 2 3 3 2 DDR_F_CB7 4 1 DDR_DQ60 51 52 4 1 DDR_F_SMA6
DDR_DQ56 DDR_DQ23 VSS VSS DDR_DQ19 DDR_F_SMA4
3 2 53 DQ19 DQ23 54 3 2
DDR_DQ28 55 56 DDR_DQ24
RP100 4P2R_56 RP108 4P2R_56 DQ24 DQ28
RP119 4P2R_56 57 VDD VDD 58 RP95 4P2R_56
DDR_DQ11 1 4 4 1 DDR_DQ29 59 60 DDR_DQ25
DDR_DQ10 2 DDR_F_CB3 DDR_DQS7 DDR_DQS3 DQ25 DQ29 DDR_F_SMA1
3 3 2 4 1 61 DQS3 DM3 62 4 1
3 2 DDR_DQ57 63 64 3 2 DDR_F_SMA3
DDR_DQ30 VSS VSS DDR_DQ26
RP28 4P2R_56 65 DQ26 DQ30 66
RP37 4P2R_56 DDR_DQ31 67 68 DDR_DQ27
DDR_DQ14 1 DDR_DQ45 RP120 4P2R_56 DQ27 DQ31 RP17 4P2R_56
4 4 1 69 VDD VDD 70
DDR_DQ15 2 3 3 2 DDR_DQ40 4 1 DDR_DQ59 DDR_F_CB5 71 72 DDR_F_CB4 4 1 DDR_F_SMA2
DDR_DQ62 DDR_F_CB0 CB0 CB4 DDR_F_CB1 DDR_F_SMA0
3 2 73 CB1 CB5 74 3 2
RP30 4P2R_56 75 VSS VSS 76
RP38 4P2R_56 DDR_DQS8 77 78
DDR_DQ8 1 DDR_DQ37 RP23 4P2R_56 DDR_F_CB6 DQS8 DM8 DDR_F_CB2 R525 56
4 4 1 79 CB2 CB6 80
DDR_DQ12 2 3 3 2 DDR_DQ33 4 1 DDR_DQ61 81 82 1 2 DDR_F_SMA10
2 DDR_DQ63 DDR_F_CB3 VDD VDD DDR_F_CB7 2
3 2 83 CB3 CB7 84
RP27 4P2R_56 85 DU DU/RESET# 86 RP109 4P2R_56
RP36 4P2R_56 87 88
DDR_DQ17 1 DDR_DQ46 VSS VSS DDR_F_SWE#
4 4 1 7 DDR_CLK3 89 CK2 VSS 90 4 1
DDR_DQ20 2 3 3 2 DDR_DQ43 91 92 3 2 DDR_F_SBS0
7 DDR_CLK#3 CK2# VDD
93 VDD VDD 94
DDR_CKE3 95 96 DDR_CKE2
RP111 4P2R_56 7 DDR_CKE3 CKE1 CKE0 DDR_CKE2 7 RP16 4P2R_56
RP101 4P2R_56 97 98
DDR_DQ21 1 DDR_DQ36 DDR_F_SMA12 DU/A13 DU/BA2 DDR_F_SMA11 DDR_F_SRAS#
4 4 1 99 A12 A11 100 4 1
DDR_DQ16 2 3 3 2 DDR_DQ32 DDR_F_SMA9 101 102 DDR_F_SMA8 3 2 DDR_F_SCAS#
A9 A8
103 VSS VSS 104
DDR_F_SMA7 105 106 DDR_F_SMA6
RP105 4P2R_56 RP29 4P2R_56 DDR_F_SMA5 A7 A6 DDR_F_SMA4 R224 56
107 A5 A4 108
DDR_DQ31 1 4 4 1 DDR_DQ38 DDR_F_SMA3 109 110 DDR_F_SMA2 1 2 DDR_F_SBS1
DDR_DQ30 2 DDR_DQ35 DDR_F_SMA1 A3 A2 DDR_F_SMA0
3 3 2 111 A1 A0 112
113 VDD VDD 114
DDR_F_SMA10 115 116 DDR_F_SBS1
RP112 4P2R_56 A10/AP BA1 DDR_F_SBS1 9
RP35 4P2R_56 DDR_F_SBS0 117 118 DDR_F_SRAS#
9 DDR_F_SBS0 BA0 RAS# DDR_F_SRAS# 9
DDR_DQ22 1 4 4 1 DDR_DQ34 DDR_F_SWE# 119 120 DDR_F_SCAS#
9 DDR_F_SWE# WE# CAS# DDR_F_SCAS# 9
DDR_DQ19 2 3 3 2 DDR_DQS4 DDR_SCS#2 121 122 DDR_SCS#3
7 DDR_SCS#2 S0# S1# DDR_SCS#3 7
123 DU DU 124
RP113 4P2R_56 125 VSS VSS 126
RP102 4P2R_56 DDR_DQ32 127 128 DDR_DQ37
DDR_DQ18 1 DDR_DQ44 DDR_DQ36 DQ32 DQ36 DDR_DQ33
4 4 1 129 DQ33 DQ37 130
DDR_DQS2 2 3 3 2 DDR_DQ39 131 132
DDR_DQS4 VDD VDD
133 DQS4 DM4 134
DDR_DQ34 DDR_DQ38
RP104 4P2R_56 RP114 4P2R_56 For EC Tools 135
137
DQ34 DQ38 136
138
DDR_DQS3 1 DDR_DQS5 DDR_DQ39 VSS VSS DDR_DQ35
4 4 1 139 DQ35 DQ39 140
DDR_DQ29 2 3 3 2 DDR_DQ41 DDR_DQ44 141 142 DDR_DQ45
DQ40 DQ44
143 VDD VDD 144
DDR_DQ41 145 146 DDR_DQ40
3 RP103 4P2R_56 RP115 4P2R_56 +5VALW DDR_DQS5 DQ41 DQ45 3
147 DQS5 DM5 148
DDR_DQ28 1 4 4 1 DDR_DQ47 149 150
DDR_DQ23 2 DDR_DQ42 JP20 DDR_DQ42 VSS VSS DDR_DQ46
3 3 2 151 DQ42 DQ46 152
DDR_DQ47 153 154 DDR_DQ43
1 DQ43 DQ47
2 155 VDD VDD 156
EC_URXD/KSO16 157 158
3 EC_URXD/KSO16 33 VDD CK1# DDR_CLK#5 7
Layout note EC_UTXD/KSO17 159 160
4 EC_UTXD/KSO17 33,35 VSS CK1 DDR_CLK5 7
EC_USCLK 161 162
5 EN_USCLK 33 VSS VSS
Place these resistor DDR_DQ48 163 164 DDR_DQ49
6 DDR_DQ53 DQ48 DQ52 DDR_DQ52
closely DIMM1, 165 DQ49 DQ53 166
167 VDD VDD 168
all trace DDR_DQS6 169 170
@ FCI SFW06R-2STE1 DDR_DQ55 DQS6 DM6 DDR_DQ54 +1.25VS
length<=800mil 171 DQ50 DQ54 172
173 VSS VSS 174
DDR_DQ50 175 176 DDR_DQ51
DDR_DQ58 DQ51 DQ55 DDR_DQ60
177 DQ56 DQ60 178
179 180 RP22 4P2R_56
DDR_DQ57 VDD VDD DDR_DQ56 DDR_CKE2 1
181 DQ57 DQ61 182 4
DDR_DQS7 183 184 DDR_CKE3 2 3
DQS7 DM7
185 VSS VSS 186
DDR_DQ62 187 188 DDR_DQ61
DDR_DQ59 DQ58 DQ62 DDR_DQ63 RP110 4P2R_56
189 DQ59 DQ63 190
191 192 DDR_SCS#2 1 4
VDD VDD DDR_SCS#3 2
9,12,21 SMB_DATA 193 SDA SA0 194 +3VS 3
9,12,21 SMB_CLK 195 SCL SA1 196
+3VS 197 VDD_SPD SA2 198
199 VDD_ID DU 200
Layout note
DDR-SODIMM_200_Reverse Place these resistor
closely DIMM0,
4 all trace length 4
DIMM1 Max=1.3"
Top side

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
DDR-SODIMM SLOT1
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 10 of 45
A B C D E
A B C D E

Layout note :
Distribute as close as possible
to DDR-SODIMM.

+2.5V
1

1
1 C232 C242 C239 C243 C233 C247 C238 C234 C240 C235 1
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

2
+2.5V +2.5V
1

1
C244 C236 C245 C246 C237 C241 + C593 + C606
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R 150UF_D2_6.3V 150UF_D2_6.3V
2

2
Layout note :
Place one cap close to every 2 pull up resistors termination to
+1.25V

2 2
+1.25VS
1

1
C279 C638 C278 C639 C277 C640 C276 C641 C642 C629
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

2
+1.25VS
1

1
C630 C263 C631 C643 C275 C644 C645 C274 C646 C647
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

2
+1.25VS
1

1
C273 C648 C272 C649 C262 C650 C632 C633 C261 C657
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

2
3 3

+1.25VS
1

C627 C628 C635 C636 C637 C651 C652 C271 C653 C269
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

+1.25VS
1

C654 C268 C659 C267 C660 C280 C655 C266 C656 C265
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

+1.25VS

4 4
1

C264 C658 C634 C270


.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
DDR SODIMM Decoupling
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 11 of 45
A B C D E
A B C D E F G H

+3VS L17 +3V_CLK


BLM21A601SPT
SEL1 SEL0 Function 1 2 Width=40 mils

1
L16

1
0 0 66Mhz Host CLK BLM21A601SPT +
1 2 C200 C201 C202 C204 C206 C211 C212 C210
0 1 100Mhz Host CLK 22UF_10V_1206 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

2
1 0 200Mhz Host CLK
1 1 133Mhz Host CLK
1 +3VS_VDD48M L15 1
10_0805
1 2 +3VS
*BLM21A601SPT

1
C203 C199

14
19
32
37
46
50
1
8
U7 .1UF_X5R 10UF_10V_1206

2
VDD_CPU
VDD_PCI
VDD_PCI
VDD_3V66
VDD_3V66

VDD_CPU
VDD_REF

VDD_48MHZ
Place Crystal within 500 mils of CK_Titan +3VS_CLKVDD L18 +3VS
BLM21A601SPT
2 1 2 XTAL_IN VDD_CORE 26 1 2
+3VS +3VS C208 @10P

1
caps are internal Y1
1

to CK_TITAN 14.318MHZ C209 C213


1

R93 .1UF_X5R 10UF_10V_1206

2
R92
1K 2 1 3 27
@1K C214 @10P XTAL_OUT GND_CORE
2

45 CLK_BCLK 1 2 CLK_HCLK 4
2

H_BSEL2 CPUCLKT2 R105 33


40 SEL2 1 2
H_BSEL0 55 R96 49.9_1%_0603
4 H_BSEL0 SEL1
1 2 BSEL0 54 Place resistor near R184,R185 ;Trace
4 H_BSEL1 SEL0
R91 @0 <=400mils
1

1 2
R98 R99 R100 25 44 CLK_BCLK# 1 2 R97 49.9_1%_0603
PWR_DWN# CPU_CLKC2 CLK_HCLK# 4
34 R106 33
1K @1K 1K PCI_STOP# CLK_HT
+3VS 1 2 53 CPU_STOP# CPUCLKT1 49 1 2 CLK_GHT 6
R101 1K R103 33 1 2
2

2 R94 49.9_1%_0603 2
Place resistor near R182,R183 ;Trace
Host Swing Select 42 CK408_PWRGD# 28 VTT_PWRGD# <=400mils
MULT0 Reference R, Output 1 2
R89 1 2 10K 48 CLK_HT# 1 2 R95 49.9_1%_0603 CLK_GHT# 6
Iref= Current +3VS R88 1 2 @10K 43
CPUCLKC1 R104 33
MULT0
VDD/(3*Rr) CPUCLKT0 52

Rr = 221 1%,
0 Ioh = 4 * Iref SMB_DATA 29
Iref =5.00mA 9,10,21 SMB_DATA SDATA
SMB_CLK 30
9,10,21 SMB_CLK SCLK
Rr = 475 1%,
1 Iref =2.32mA Ioh = 6 * Iref
CPUCLKC0 51
33 3V66_0/DRCG
35 3V66_1/VCH_CLK 66MHZ_IN/3V66_5 24

Please closely pin42 23 CLK66MCH R112 1 2 33


66MHZ_OUT2/3V66_4 CLK_AGP_MCH 6
1 2 42 22 CLK66AGP R117 1 2 33
IREF 66MHZ_OUT1/3V66_3 CLK_AGP 13
R409 475_1%_0603 21 CLKICHHUB R114 1 2 33
66MHZ_OUT0/3V66_2 CLK_ICHHUB 21

R102 1 2 22 CLK_ICH48M 39 7 CLKPCI_F2 R118 1 2 33


21 CLK_ICH48 48MHZ_USB PCICLK_F2 CLK_ICHPCI 20
PCICLK_F1 6
PCICLK_F0 5

38 48MHZ_DOT
PCICLK6 18
17 CLKPCI_EC R113 1 2 33
PCICLK5 CLK_PCI_EC 33
16 CLKPCI_1394 R121 1 2 33
3 PCICLK4 CLK_PCI_1394 25 3
R107 1 2 33 CLK_ICH14M 56 13 CLKPCI_MINI R120 1 2 22
21 CLK_ICH14 REF PCICLK3 CLK_PCI_MINI 27
1 2 12 CLKPCI_SIO R116 1 2 33
31 CLK_14M_SIO GND_48MHZ PCICLK2 CLK_PCI_SIO 31
R108 33 11 CLKPCI_CB R119 1 2 33
PCICLK1 CLK_PCI_CB 23
GND_3V66
GND_3V66

GND_IREF
GND_CPU
CLKPCI_LAN R115 33
GND_REF

10 1 2
GND_PCI
GND_PCI

PCICLK0 CLK_PCI_LAN 26

1
C531
ICS 9508-05 10PF
4
9
15
20
31
36
41
47

2
or W320-04

Note:
CPU_CLK[2:0] needs to be running in C3, C4.

4 4

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
Clock Generator
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 12 of 45
A B C D E F G H
5 4 3 2 1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

GAD[0..31]
6 GAD[0..31] GC/BE#[0..3]
6 GC/BE#[0..3]
U20A
ST0 AJ13 A1
6 ST0 AGPST0 GND
ST1 AH14 A4
6 ST1 AGPST1 GND
ST2 AJ14 A6
6 ST2 AGPST2 GND
AGPREF AD_STB0 AJ28 A10
6 AD_STB0 AGPADSTB0 GND
D AD_STB0# AF24 A14 D
6 AD_STB0# AGPADSTB0# GND
1

AD_STB1 AK20 A18


6 AD_STB1 AGPADSTB1 GND
C61 AD_STB1# AH19 A22
6 AD_STB1# AGPADSTB1# GND
AGP_BUSY# AF15 A26
2

.1UF_X5R PIPE# AGPBUSY# GND


6 PIPE# AG14 AGPPIPE# GND A30
RBF# AK14 B2
6 RBF# APGRBF# GND
STP_AGP# AH15 B29
AGPREF AGPSTOP# GND
6 AGPREF AF27 AGPVREF GND C1
WBF# AF14 C3
6 WBF# AGPWBF# GND
GND C28

PCI/AGP INTERFACE
GAD0 AH29 D4
GAD1 PCIAD0 GND
AJ30 PCIAD1 GND D6
GAD2 AH27 D8
+3VS GAD3 PCIAD2 GND
AJ29 PCIAD3 GND D10
GAD4 AG25 D12
STP_AGP# GAD5 PCIAD4 GND
1 2 AG26 PCIAD5 GND D14
R42 10K GAD6 AG24 D16
AGP_BUSY# GAD7 PCIAD6 GND
1 2 AK30 PCIAD7 GND D18
R41 10K GAD8 AK28 D20
GAD9 PCIAD8 GND
AF22 PCIAD9 GND D22
GAD10 AH26 D24
GAD11 PCIAD10 GND
AH25 PCIAD11 GND D27
GAD12 AJ26 D30
GAD13 PCIAD12 GND
AF21 PCIAD13 GND E1
GAD14 AK26 E5
GAD15 PCIAD14 GND
AH24 PCIAD15 GND E26
GAD16 AH21 F27
GAD17 PCIAD16 GND
AK22 PCIAD17 GND F30
CLK_AGP GAD18 AG20 G4
PCIAD18 GND

HOST INTERFACE
C GAD19 AF18 H12 C
PCIAD19 GND
1

GAD20 AJ21 H18


R21 GAD21 PCIAD20 GND
AJ22 PCIAD21 GND H27
GAD22 AH20 J1
10 GAD23 PCIAD22 GND
AK18 PCIAD23 GND K27
GAD24 AF17 K30
1 2

GAD25 PCIAD24 GND


AJ20 PCIAD25 GND L4
GAD26 AJ17 L12
C56 GAD27 PCIAD26 GND
AJ18 PCIAD27 GND L16
GAD28 AG16 L18
2

10PF GAD29 PCIAD28 GND


AK16 PCIAD29 GND M8
GAD30 AH16 M11
GAD31 PCIAD30 GND
AJ16 PCIAD31 GND M12
GND M13
GC/BE#0 AF23 M14
GC/BE#1 PCIC/BE#0 GND
AJ25 PCIC/BE#1 GND M15
GC/BE#2 AJ24 M16
GC/BE#3 PCIC/BE#2 GND
AG18 PCIC/BE#3 GND M17
GND M18
CLK_AGP AH18 M19
12 CLK_AGP PCICLK GND
GDEVSEL# AG22 M27
6 GDEVSEL# PCIDEVSEL# GND
GFRAME# AH22 N1
6 GFRAME# PCIFRAME# GND
GGNT# AF13 N12
6 GGNT# PCIGNT# GND
PIRQA AF16 N13
20,23,25 PIRQA# PCIINTA# GND
GIRD Y# AK24 N14
6 GIRDY# PCIIRDY# GND
GPAR# AF20 N15
6 GPAR PCIPAR GND
GREQ# AK12 N16
6 GREQ# PCIREQ# GND
PCIRST# AH17 N17
6,20,23,24,25,26,27,31,33 PCIRST# PCIRST# GND
GSTOP# AH23 N18
B 6 GSTOP# PCISTOP# GND B
GTRDY# AF19 N19
6 GTRDY# PCITRDY# GND
GND N20
GND N23
U15 GND GND P12
U16 GND GND P13
U17 GND GND P14
U18 GND GND P15
U19 GND GND P16
V8 GND GND P17
V11 GND GND P18
V12 GND GND P19
V13 GND GND P27
V14 GND GND P30
V15 GND GND R12
V16 GND GND R13
V17 GND GND R14
V18 GND GND R15
V19 GND GND R16
V27 GND GND R17
V30 GND GND R18
W12 R19
W13
W14
GND
GND
GND
GND GND
GND
GND
R20
T11
W15 GND GND T12
W16 GND GND T13
W17 GND GND T14
W18 GND GND T15
W19 GND GND T16
A W20 GND GND T17 A
W23 GND GND T18
Y13 GND GND T19
Y15 GND GND T27
Y19 GND GND U12
Y27 U13
AB27
GND GND
U14
Compal Electronics, Inc.
GND GND
NV17M Title
ATI M7-P AGP BUS

Size Document Number Rev


B LA1432 1.A

Date: 星期五, 六月 07, 2002 Sheet 13 of 45


5 4 3 2 1
5 4 3 2 1

NMAA[0..13]
17,18 NMAA[0..13] NMAB[4..7]
NMD[0..127] 17,18 NMAB[4..7]
17,18 NMD[0..127]
NDQM[0..15]
17,18 NDQM[0..15]

U20B U20C
NMD0 AD28 T28 NMAA0 NMD64 AH30 B13 NMAB4
NMD1 FBD0 FBAA0 NMAA1 NMD65 FBD64 FBBA4 NMAB5
AD26 FBD1 FBAA1 U30 AG29 FBD65 FBBA5 A13
D NMD2 AC27 T26 NMAA2 NMD66 AG28 A11 NMAB6 D
NMD3 FBD2 FBAA2 NMAA3 NMD67 FBD66 FBBA6 NMAB7
AC26 FBD3 FBAA3 P29 AF28 FBD67 FBBA7 B11
NMD4 AC29 R29 NMAA4 NMD68 AF29
NMD5 FBD4 FBAA4 NMAA5 NMD69 FBD68 NMCLKB0
AB26 FBD5 FBAA5 R30 AE28 FBD69 FBBCLK0 C11 NMCLKB0 17
NMD6 AB28 R26 NMAA6 NMD70 AE27 D11 NMCLKB0#
FBD6 FBAA6 FBD70 FBBCLK0# NMCLKB0# 17
NMD7 AC30 P28 NMAA7 NMD71 AG30 E9 NMCLKB1
FBD7 FBAA7 FBD71 FBBCLK1 NMCLKB1 17
NMD8 AA27 N27 NMAA8 NMD72 W29 D9 NMCLKB1#
FBD8 FBAA8 FBD72 FBBCLK1# NMCLKB1# 17
NMD9 AA26 P26 NMAA9 NMD73 W30
FBD9 FBAA9 FBD73

SDRAM/SGRAM FRAMEBUFFER INTERFACE


NMD10 AA29 N26 NMAA10 NMD74 V28 AE29 NDQM8
NMD11 FBD10 FBAA10 NMAA11 NMD75 FBD74 FBDQM8 NDQM9
Y26 FBD11 FBAA11 M28 V26 FBD75 FBDQM9 AA28
NMD12 W26 K29 NMAA12 NMD76 U27 D28 NDQM10
NMD13 FBD12 FBAA12 NMAA13 NMD77 FBD76 FBDQM10 NDQM11
AA30 FBD13 FBAA13 J29 U29 FBD77 FBDQM11 E25

SDRAM/SGRAM FRAMEBUFFER INTERFACE


NMD14 W28 N30 NMD78 U28 C19 NDQM12
NMD15 FBD14 FBAA14 NMD79 FBD78 FBDQM12 NDQM13
W27 FBD15 U26 FBD79 FBDQM13 E18
NMD16 F29 L30 NMCAS# NMD80 J30 E7 NDQM14
FBD16 FBACAS# NMCAS# 17,18 FBD80 FBDQM14
NMD17 G27 L29 NMRAS# NMD81 L26 L5 NDQM15
FBD17 FBARAS# NMRAS# 17,18 FBD81 FBDQM15
NMD18 H26 N29 NMWE# NMD82 G30
FBD18 FBAWE# NMWE# 17,18 FBD82
NMD19 E30 NMD83 J28 AE26
NMD20 FBD19 NMCLKA0 NMD84 FBD83 FBDQS8
E29 FBD20 FBACLK0 R28 NMCLKA0 18 K26 FBD84 FBDQS9 V29
NMD21 D29 R27 NMCLKA0# NMD85 H28 J27
FBD21 FBACLK0# NMCLKA0# 18 FBD85 FBDQS10
NMD22 E28 L27 NMCLKA1 NMD86 J26 C25
FBD22 FBACLK1 NMCLKA1 18 FBD86 FBDQS11
NMD23 G26 L28 NMCLKA1# NMD87 G29 C20
FBD23 FBACLK1# NMCLKA1# 18 FBD87 FBDQS12
NMD24 C30 NMD88 E24 C14
NMD25 FBD24 NDQM0 NMD89 FBD88 FBDQS13
E27 FBD25 FBDQM0 AB29 D25 FBD89 FBDQS14 D5
NMD26 B30 AE30 NDQM1 NMD90 A27 M3
NMD27 FBD26 FBDQM1 NDQM2 NMD91 FBD90 FBDQS15
C29 FBD27 FBDQM2 C27 C26 FBD91
NMD28 A29 F26 NDQM3 NMD92 E23
NMD29 FBD28 FBDQM3 NDQM4 NMD93 FBD92
B28 FBD29 FBDQM4 B18 B26 FBD93 FBVDDQ A8 +2.5VS
NMD30 B27 E17 NDQM5 NMD94 C24 A12
C NMD31 FBD30 FBDQM5 NDQM6 NMD95 FBD94 FBVDDQ C
A28 FBD31 FBDQM6 E10 B25 FBD95 FBVDDQ A16
K4 NDQM7 A20
NMD32 FBDQM7 NMD96 FBVDDQ +2.5VS
E22 FBD32 E20 FBD96 FBVDDQ A24
NMD33 A25 AC28 NMD97 D21 B8
NMD34 FBD33 FBDQS0 NDQS1 NMD98 FBD97 FBVDDQ
B23 FBD34 FBDQS1 Y28 NDQS1 18 A21 FBD98 FBVDDQ B12
NMD35 C23 F28 NDQS2 NMD99 B21 B16
FBD35 FBDQS2 NDQS2 18 FBD99 FBVDDQ

1
NMD36 A23 D26 NMD100 D19 B20 C181 C179 C177 C175 C147
NMD37 FBD36 FBDQS3 NMD101 FBD100 FBVDDQ
E21 FBD37 FBDQS4 C22 E19 FBD101 FBVDDQ B24
NMD38 C21 C17 NDQS5 NMD102 B19 G1 470PF 470PF 470PF 470PF 470PF
NDQS5 17

2
NMD39 FBD38 FBDQS5 NDQS6 NMD103 FBD102 FBVDDQ
B22 FBD39 FBDQS6 C10 NDQS6 17 A19 FBD103 FBVDDQ G2
NMD40 D17 H5 NMD104 C15 H29
NMD41 FBD40 FBDQS7 NMD105 FBD104 FBVDDQ
C18 FBD41 D15 FBD105 FBVDDQ H30
NMD42 E16 N28 NMCS0# NMD106 B14 M29
FBD42 FBACS0# NMCS0# 17,18 FBD106 FBVDDQ
NMD43 B17 M26 NMD107 E14 M30
NMD44 FBD43 FBACS1# NMD108 FBD107 FBVDDQ +2.5VS
A17 FBD44 C13 FBD108 FBVDDQ T29
NMD45 A15 K28 NMCKE# NMD109 D13 T30
NMD46 FBD45 FBACKE NMD110 FBD109 FBVDDQ
B15 FBD46 E13 FBD110 FBVDDQ Y29
NMD47 E15 D23 FBVREF NMD111 C12 Y30
FBD47 FBVREF FBD111 FBVDDQ

1
NMD48 B10 NMD112 C6 AD29 C74 C92 C112 C133 C153 C183
NMD49 FBD48 NMD113 FBD112 FBVDDQ
E12 FBD49 GPIOD0 B5 C5 FBD113 FBVDDQ AD30
NMD50 B9 E8 NMD114 D3 470PF 470PF 470PF 470PF 470PF 470PF

2
NMD51 FBD50 GPIOD1 ENVEE NMD115 FBD114
A9 FBD51 GPIOD2 D7 ENVEE 19,33 E6 FBD115 GND AB30
NMD52 E11 C7 ENVDD NMD116 E4 AC13
FBD52 GPIOD3 ENVDD 19 FBD116 GND
NMD53 NMD117
NMD54
B7
C9
FBD53 GPIO GPIOD4 B6
A5 NMD118
A2
B3
FBD117 GND AC19
AD27
NMD55 FBD54 GPIOD5 N_SUS_STAT# NMD119 FBD118 GND
C8 FBD55 GPIOD6 A3 F5 FBD119 GND AF3
NMD56 E3 J5 NMD120 M5 AF25 +2.5VS
FBD56 GPIOD7 FBD120 GND
1

NMD57 F4 NMD121 L3 AF26


NMD58 FBD57 R377 NMD122 FBD121 GND
F3 FBD58 NC0 C16 M2 FBD122 GND AF30
B NMD59 NMD123 B
D1 FBD59 NC1 G28 M4 FBD123 GND AG7

1
NMD60 F2 J4 NMD124 N5 AG9 C82 C122 C184 C180 C176 C162
NMD61 FBD60 NC2 10K NMD125 FBD124 GND
E2 AF2 M1 AG11
2

NMD62 FBD61 NC3 NMD126 FBD125 GND 4700PF 4700PF 4700PF 4700PF 4700PF 4700PF
H4 AF12 N4 AG13

2
NMD63 FBD62 NC4 NMD127 FBD126 GND
G3 FBD63 NC5 AG27 N3 FBD127 GND AG15
+3VS
AK8
NC NC6 AH12
AH13 AK13
GND AG17
AG19
NC9 NC7 GND GND
AK10 NC10 NC8 AJ12 AK17 GND GND AG21
AK21
AK25
GND Power Supply GND AG23
AH28 +2.5VS
NV17M GND GND
AK29 GND GND AK6

NV17M

1
C62 C107 C142 C182 C178

0.047UF 0.047UF 0.047UF 0.047UF 0.047UF

2
+2.5VS
2

+2.5VS
R76
1K_1%_0603 Plece at T-Point
1

1
(10mil) FBVREF NMCKE# C154 C190 C110
NMCKE# 17,18
2

4.7UF_0805 4.7UF_0805 4.7UF_0805

2
1

R64 C134
A A

R77 C165
2

1K_1%_0603 .1UF_X5R 10K @.1UF_X5R


1

Compal Electronics, Inc.


Place clost to the NV17M
Title
ATI M7-P DDA CH-A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B LA1432 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 14 of 45
5 4 3 2 1
5 4 3 2 1
+2.8V THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
+IFP0PLLVDD +3VS PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
U24 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE
5 4 USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
VOUT VIN
1 2 6 SENSE DELAY 2
R356 200K_1%_0603

1
1 CNOISE ERROR 7
R355
1

1
C101 C100 C422 150K_1%_0603 C437 3 8 C438 C436
GND ON/OFF#
4700PF 0.1UF_X5R 4.7UF_0805 0.1UF_X5R 1000PF 4.7UF_0805
2

2
SI91822AD
D D

+3VS +IFP0IOVDD +IFP0IOVDD


L38 U20D
1 2 Y1 IFP0IOAVDD
FBM-11-160808-121 AC1 TEST AF7 1 2 +DACVDD
IFP0IOBVDD TESTMODE
1

1
C402 C392 C403 C83 C79 W5 MODE R34 10K L12
IFP0IOGND
1 2 +3VS
0.022UF 4.7UF_0805 4.7UF_0805 4700PF 0.1UF_X5R W1 General BUF_RST# A7 FBM-11-160808-121
2

2
+IFP0PLLVDD IFP0PLLVDD

1
AB5 C37 C36 C28
IFP0PLLGND

VIP 2.0 INTERFACE PORT


1 2 V1 C2 1 2 0.01UF 4700PF 4.7UF_0805

2
R349 1K_1%_0603 IFP0RSET VIPPCLK R372 10K
VIPHCTL C4

CHANNEL 0
2 1 W2 IFP0VREF VIPHCLK B4
C93 0.1UF_X5R

LVDS
TXCLK+ U5 B1 PID3
19 TXCLK+ TXC0 VIPHAD1 PID3 19,31
TXCLK- U4 D2 PID2
19 TXCLK- TXC0# VIPHAD0 PID2 19,31
TXOUT0+ V3
19 TXOUT0+ TXD0
TXOUT0- V2 H2 VIPD7
19 TXOUT0- TXD0# VIPD7 +DAC2VDD
TXOUT1+ W4 H3 VIPD6
19 TXOUT1+ TXD1 VIPD6
TXOUT1- W3 J3 VIPD5 L37
19 TXOUT1- TXD1# VIPD5
TXOUT2+ Y3 H1 VIPD4 1 2
19 TXOUT2+ TXD2 VIPD4 +3VS
TXOUT2- Y2 K1 VIPD3 0_0603
19 TXOUT2- TXD2# VIPD3

1
TXOUT3+ AA2 J2 VIPD2 C54 C60 C379
19 TXOUT3+ TXD3 VIPD2
TXOUT3- AA1 K3 PID1
19 TXOUT3- TXD3# VIPD1 PID1 19,31
K2 PID0 470PF 4700PF 4.7UF_0805
PID0 19,31

2
VIPD0
1 2 U1 IFP1IOVDD
C R353 10K T5 N2 C
IFP1IOGND ROMA14
ROM/ IF ROMA15 F1
1 2 T1 IFP1PLLVDD ROMCS# AH5
R352 10K V4 IFP1PLLGND R
DACRED AH11 R 19
R1 AG12 G
IFP1RSET DACGREEN G 19 +PLLVDD
AF11 B
DACBLUE B 19
T2 L11
IFP1VREF
CRTHSYNC AJ9 HSYNC 19 1 2 +3VS
TZCLK+ Y5 AJ8 FBM-11-160808-121
19 TZCLK+ TXC1 CRTVSYNC VSYNC 19

1
TZCLK- Y4 C34 C35 C30
+3VS 19 TZCLK- TXC1#
TZOUT0+ AA4 AJ10 DACRSET 1 2
19 TZOUT0+ TXD4 DACRSET

CHANNEL 1
PCI_AD_SWAP TZOUT0- AA3 R16 113_1%_0603 470PF 4700PF 4.7UF_0805
19 TZOUT0-

2
DVOD0 TZOUT1+ TXD4# +DACVREF
1 2 0: REVERSED 19 TZOUT1+ AB3 TXD5 DACVREF AJ11 1 2

LVDS
R309 10K 1: NORMAL DEFAULT TZOUT1- AB2 C51 0.01UF_X7R
19 TZOUT1- TXD5#
TZOUT2+ AC3 AK11
19 TZOUT2+ TXD6 DACVDD +DACVDD
TZOUT2- AC2
19 TZOUT2- TXD6#
1 2 DVOD1 1 2 SUB_VENDOR TZOUT3+ AC4 AK9
19 TZOUT3+ TXD7 DACGND

PLL & VIDEO DAC


R308 @10K R313 10K 0: system BIOS TZOUT3- AB4
19 TZOUT3- TXD7#
1: adapter BIOS DEFAULT AD4 CRMA
DAC2RED CRMA 19
R3 AE3 LUMA
TXC2 DAC2GREEN LUMA 19
1 2 DVOD2 1 2 R2 AD3 COMPS
TXC2# DAC2BLUE COMPS 19
R311 10K R315 @10K RAM_CFG[3:0] R4
DVOD3 TXD8
1 2 1 2 1111:4MX32 DDR, DQS per word, high drive strength R5 TXD8# CRT2HSYNC AE4
R310 @10K R314 10K 1101:4MX32 DDR ,DQS per byte, low drive strength T4 AD5 +SVDD +3VS
DVOD4 TXD9 CRT2VSYNC L9
1 2 1 2 1001:2MX32 DDR, DQS per word, high drive strength T3 TXD9#
R327 @10K R326 10K 1000:2MX32 DDR, DQS per word, low drive strength U3 AD2 DAC2RSET 1 2 1 2
DVOD5 TXD10 DAC2REST R342 63.4_1%_0603 FCM2012C80_0805
1 2 1 2 0111:2MX32 DDR, DQS per byte, low drive strength U2 TXD10#

1
R329 10K R328 @10K AE2 +DAC2VREF 1 2 C48 C47 C16 C22
B DVOD0 DAC2VREF C58 0.01UF_X7R B
AK5 TVD0
CRYSTAL[1:0] DVOD1 AJ6 AF1 0.1UF_X5R 0.1UF_X5R 4.7UF_0805 0.1UF_X5R
+DAC2VDD

2
DVOD6 DVOD2 TVD1 DAC2VDD
1 2 1 2 00: 13.5MHz AK4 TVD2
R331 @10K R330 10K 01: 14.318MHz DVOD3 AJ5 AD1
TVD3 DAC2GND

D-TV ENCODER I
1 2 VIPD6 1 2 10: 27MHz SQ17/NV17 DEFAULT, NV11 DEFAULT DVOD4 AK2
R78 10K R73 @10K DVOD5 TVD4 NXTALIN
11: unknown AJ3 TVD5 XTALIN AH9
DVOD6 AJ1 AF10 NXTALOUT
DVOD7 TVD6 XTALOUT
TVMODE[1:0] AH3 TVD7
1 2 DVOD7 1 2 00: SECAM DVOD8 AK1 AH10 XTALSSIN
R339 10K R338 @10K DVOD9 TVD8 XTALSSIN 27MOUT
01: NTSC DEFAULT AJ2 TVD9 XTALOUTBUFF AG10 1 2
1 2 DVOD8 1 2 10: PAL DVOD10 AK3 R39 22
R322 @10K R321 10K DVOD11 TVD10 +SVDD
11: VGA AJ4 TVD11 PLLVDD AK7 +PLLVDD

DISPLAY I
AG2 DVOCLKOUT U3

6
1 2 DVOD9 1 2 AGP4X AG5 AH7
DVOCLKOUT# DDCSCL DDC_CLK 19
R312 @10K R316 10K 0: Enabled DEFAULT 1 2 AG3 AH6

VDD
DVOCLKIN DDCSDA DDC_DATA 19
1: disabled R25 10K DVO HSYNC AH1 AJ7
DVOHSYNC I2C2SCL LCD_CLK 19
AH2 DVOVSYNC I2C2SDA AH8 LCD_DATA 19
1 2 VIPD7 1 2 AGP_FW 1 2 DVOVREF AG1 AF9 1 2 27MOUT 1 5 1 2 XTALSSIN
+3VS DVOVREF I2CSCL +3VS X1/CLK CLKOUT
R67 @10K R66 10K 0: Enabled DEFAULT R19 1K AG6 AG8 R35 10K R20 22
DVODE I2CSDA
2

1: disabled 1 2 +3VS
1

R27 C50 NV17M R43 10K 1 2 7 2


VIPD4 R23 1K FS1 X2
1 2 1 2
R72 @10K R71 10K PCI_DEVID[0:3] 1 2 8 4
2

VIPD5 1K 0.047UF R24 1K FS2 SS%


1 2 1 2 0100: NV17M

GND
1

1
R68 @10K R70 10K 0101: NV17SQUISH
1 2 VIPD3 1 2 R13
R60 10K R59 @10K

3
A 1 2 DVO HSYNC 1 2 W180 1K
A
R337 @10K R336 10K

2
Y3
BUS_TYPE NXTALIN 1 2 NXTALOUT
1 2 DVOD11 0: PCI
1

1
R18 10K 1: AGP DEFAULT C354 27MHZ_30PPM C353

18PF 18PF Compal Electronics, Inc.


2

2
1 2 DVOD10 1 2 ROMTYPE[1:0] Title
R15 @10K R17 10K 00: Parallel DEFAULT ATI M7-P POWER INTERFACE
1 2 VIPD2 1 2 01: serial AT25F
R62 @10K R61 10K 10: serial SST45V Size Document Number Rev
11: serial future B LA1432 1.A

Date: 星期五, 六月 07, 2002 Sheet 15 of 45


5 4 3 2 1
5 4 3 2 1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

+VDD_CORE

U20E

+3VS L1 VDD33 VD50CLAMP0 G5 +5VS


L2 VDD33 VD50CLAMP1 K5

1
V5 AF8 C116 C149 C108 C111 C91 C109 C132 C123 C72 C103 C148 C95 C73 C124 C146
VDD33 VD50CLAMP2
AA5 VDD33
AB1 4.7UF_0805 4.7UF_0805 4.7UF_0805 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R 4700PF 4700PF 4700PF 4700PF 470PF 470PF 470PF 470PF

2
VDD33
D AC5 VDD33 D
AE1 VDD33
AF6 VDD33
AG4 VDD33
AH4 VDD33
H13 AE5 +1.5VS
+VDD_CORE VDD VDDDVO +3VS
H19 VDD VDDDVO AF4
L13 VDD VDDDVO AF5
L15 VDD

1
L19 C29 C38 C40 C42 C44 C39 C41 C43 C45
VDD
M20 VDD
M23 4.7UF_0805 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R 0.022UF 0.022UF 0.022UF 0.022UF

2
VDD
N8 VDD
N11 VDD
P1 VDD
P2 VDD
P3 VDD
P4 VDD
P5 +3VS
VDD
R11 VDD
T20 VDD
V20 VDD

1
V23 AK27 C136 C125 C102 C84 C67 C59 C78 C63 C52 C85 C68
VDD AGPVDDQ +1.5VS
W8 VDD AGPVDDQ AK23
W11 AK19 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

2
VDD AGPVDDQ
Y12 VDD AGPVDDQ AK15
Y16 VDD AGPVDDQ AJ27
Y18 VDD AGPVDDQ AJ23
C AC12 AJ19 C
VDD AGPVDDQ
AC18 VDD AGPVDDQ AJ15
+5VS
NV17M

1
C55 C137

.1UF_X5R .1UF_X5R

2
As close as ppossible to related pin

B B

+1.2V +/-50mV, 3.5A


PQ32
SI3445DV PL14 +VDD_CORE
+3VS 5uH-SPC-06704
D

6 1 2
S

4 5
1

2
1

1 PD28 + PC119
PC120 RB051L-40 150UF_D_4V_FP
G

22UF_1210_6.3V PD29 PQ33


2

2
1

RB751V HMBT2222A
2
1
1

1 2 2 PR142
10K
1

PR143 +5V
3

PC121 1K
4700PF
2

PC122
0.1UF_X5R PU28A
2

LM393A
3

+ 3
PQ34 2 1 PR144
2SA1036K - 2 1 2 2.5VREF
1

105K_1%
4

A A
PC123 PR145
0.01UF 97.6K_1%
2

PU28B
LM393A
+ 5
Compal Electronics, Inc.
7
- 6 Title
ATI M7-P Power I/F

Size Document Number Rev


B LA1432 1.A

Date: 星期五, 六月 07, 2002 Sheet 16 of 45


5 4 3 2 1
5 4 3 2 1

+2.5VS +2.5VVDD_1 +2.5VS +2.5VVDD_2


L42
L47
1 2
1 2 C528

1
FCM2012C80_0805 C464 C496

1
FCM2012C80_0805 C524 C467 C507 C520 C503
C521 C505 22UF_16V_1206 .1UF_X5R 2200PF .1UF_X5R .1UF_X5R

2
22UF_16V_1206 .1UF_X5R 2200PF .1UF_X5R .1UF_X5R

2
D
+2.5VS +2.5VS D

1
C513 C499 C488 C489 C498 C512 C479 C465 C510 C502 C486 C509

.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

2
+2.5VS +2.5VVDD_1 +2.5VS +2.5VVDD_2

U32 U31

14
22
59
67
73
79
86
95
15
35
65
96

14
22
59
67
73
79
86
95
15
35
65
96
2
8

2
8
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDD
VDD
VDD
VDD

VDD
VDD
VDD
VDD
NMAA0 31 97 NMD102 NMAA0 31 97 NMD36
NMAA1 A0 DQ0 NMD103 NMAA1 A0 DQ0 NMD34
32 A1 DQ1 98 32 A1 DQ1 98
NMAA2 33 100 NMD98 NMAA2 33 100 NMD35
NMAA3 A2 DQ2 NMD99 NMAA3 A2 DQ2 NMD33
34 A3 DQ3 1 34 A3 DQ3 1
C NMAB4 47 3 NMD97 NMAA4 47 3 NMD32 C
NMAB5 A4 DQ4 NMD96 NMAA5 A4 DQ4 NMD39
48 A5 DQ5 4 48 A5 DQ5 4
NMAB6 49 6 NMD101 NMAA6 49 6 NMD37
NMAB7 A6 DQ6 NMD100 NMAA7 A6 DQ6 NMD38
50 A7 DQ7 7 50 A7 DQ7 7
NMAA8 51 60 NMD115 NMAA8 51 60 NMD49
NMAA9 A8(AP) DQ8 NMD112 NMAA9 A8(AP) DQ8 NMD52
45 A9 DQ9 61 45 A9 DQ9 61
NMAA10 36 63 NMD119 NMAA10 36 63 NMD48
NMAA13 A10 DQ10 NMD113 NMAA13 A10 DQ10 NMD54
37 A11 DQ11 64 37 A11 DQ11 64
NMAA11 29 68 NMD116 NMAA11 29 68 NMD50
NMAA12 BA0 DQ12 NMD114 NMAA12 BA0 DQ12 NMD51
30 BA1 DQ13 69 30 BA1 DQ13 69
71 NMD118 71 NMD55
NDQM12 DQ14 NMD117 NDQM4 DQ14 NMD53
23 DM0 DQ15 72 23 DM0 DQ15 72
NDQM14 56 9 NMD105 NDQM6 56 9 NMD41
NDQM13 DM1 DQ16 NMD104 NDQM5 DM1 DQ16 NMD40
24 DM2 DQ17 10 24 DM2 DQ17 10
NDQM15 57 12 NMD107 NDQM7 57 12 NMD43
DM3 DQ18 NMD106 DM3 DQ18 NMD44
DQ19 13 DQ19 13
NDQS6 94 17 NMD110 NDQS5 94 17 NMD42
14 NDQS6 DQS DQ20 14 NDQS5 DQS DQ20
18 NMD109 18 NMD47
VREF_1 DQ21 NMD108 VREF_2 DQ21 NMD46
58 VREF DQ22 20 58 VREF DQ22 20
52 21 NMD111 52 21 NMD45
MCL DQ23 NMD125 MCL DQ23 NMD59
93 RFU DQ24 74 93 RFU DQ24 74
75 NMD122 75 NMD61
NMRAS# DQ25 NMD121 NMRAS# DQ25 NMD60
14,18 NMRAS# 27 RAS# DQ26 77 27 RAS# DQ26 77
NMCAS# 26 78 NMD127 NMCAS# 26 78 NMD56
14,18 NMCAS# CAS# DQ27 CAS# DQ27
NMWE# 25 80 NMD123 NMWE# 25 80 NMD58
14,18 NMWE# WE# DQ28 WE# DQ28
NMCS0# 28 81 NMD126 NMCS0# 28 81 NMD63
14,18 NMCS0# CS# DQ29 CS# DQ29
83 NMD120 83 NMD57
NMCKE# DQ30 NMD124 NMCKE# DQ30 NMD62
14,18 NMCKE# 53 CKE DQ31 84 53 CKE DQ31 84
B NMCLKB1 NMCLKB0 B
14 NMCLKB1 55 CK NC 38 14 NMCLKB0 55 CK NC 38
54 CK# NC 39 54 CK# NC 39
2

2
NC 40 NC 40
R414 87 41 R413 87 41
NC NC NC NC
88 NC NC 42 88 NC NC 42
@68 89 43 @68 89 43
NC NC NC NC
90 44 90 44
1

1
NMCLKB1# NC NC NMCLKB0# NC NC
14 NMCLKB1# 91 NC 14 NMCLKB0# 91 NC
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
NMD[0..127]
14,18 NMD[0..127]
NMAA[0..13]
14,18 NMAA[0..13]
5
11
19
62
70
76
82
92
99
16
46
66
85

5
11
19
62
70
76
82
92
99
16
46
66
85
K4D62323HA_1
NDQM[0..15] K4D62323HA_1
14,18 NDQM[0..15]
NMAB[4..7] +2.5VS
14,18 NMAB[4..7]

2
R415 +2.5VS
1K_1%_0603
+2.5VS

1
(10mil) VREF_2
2

1
C517 C487 C497 C480 C466

1
R418 +2.5VS R416 10UF_1206 .1UF_X5R 2200PF 2200PF 2200PF

2
A A
1K_1%_0603 1K_1%_0603 C514

2
.1UF_X5R
1

1
(10mil) VREF_1
2

C526 C481 C468 C482 C469


Compal Electronics, Inc.
1

10UF_1206 .1UF_X5R 2200PF 2200PF 2200PF


2

R419 C515 Title


2

1K_1%_0603 .1UF_X5R ATI M7-P DDA CH-A


1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B LA1432 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 17 of 45
5 4 3 2 1
5 4 3 2 1

+2.5VS +2.5VVDD_4
As close as ppossible to related pin L40
+2.5VS +2.5VVDD_3 1 2
L41
1 2 FCM2012C80_0805
C408

1
C357 C336

1
FCM2012C80_0805 C432 C460 C417 C442 C441 C362 C394
22UF_16V_1206 2200PF .1UF_X5R .1UF_X5R .1UF_X5R

2
22UF_16V_1206 .1UF_X5R 2200PF .1UF_X5R .1UF_X5R

2
D D
+2.5VS +2.5VS

1
C448 C463 C462 C459 C461 C418 C361 C338 C340 C337 C339 C389

.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

2
+2.5VS +2.5VVDD_3 +2.5VS +2.5VVDD_4

U22 U17

14
22
59
67
73
79
86
95
15
35
65
96

14
22
59
67
73
79
86
95
15
35
65
96
2
8

2
8
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDD
VDD
VDD
VDD

VDD
VDD
VDD
VDD
NMAA0 31 97 NMD79 NMAA0 31 97 NMD6
NMAA1 A0 DQ0 NMD76 NMAA1 A0 DQ0 NMD5
32 A1 DQ1 98 32 A1 DQ1 98
NMAA2 33 100 NMD78 NMAA2 33 100 NMD7
NMAA3 A2 DQ2 NMD77 NMAA3 A2 DQ2 NMD4
34 A3 DQ3 1 34 A3 DQ3 1
C NMAB4 47 3 NMD73 NMAA4 47 3 NMD1 C
NMAB5 A4 DQ4 NMD72 NMAA5 A4 DQ4 NMD0
48 A5 DQ5 4 48 A5 DQ5 4
NMAB6 49 6 NMD75 NMAA6 49 6 NMD3
NMAB7 A6 DQ6 NMD74 NMAA7 A6 DQ6 NMD2
50 A7 DQ7 7 50 A7 DQ7 7
NMAA8 51 60 NMD81 NMAA8 51 60 NMD31
NMAA9 A8(AP) DQ8 NMD84 NMAA9 A8(AP) DQ8 NMD28
45 A9 DQ9 61 45 A9 DQ9 61
NMAA10 36 63 NMD86 NMAA10 36 63 NMD30
NMAA13 A10 DQ10 NMD83 NMAA13 A10 DQ10 NMD29
37 A11 DQ11 64 37 A11 DQ11 64
NMAA11 29 68 NMD80 NMAA11 29 68 NMD26
NMAA12 BA0 DQ12 NMD85 NMAA12 BA0 DQ12 NMD24
30 BA1 DQ13 69 30 BA1 DQ13 69
71 NMD87 71 NMD27
NDQM9 DQ14 NMD82 NDQM0 DQ14 NMD25
23 DM0 DQ15 72 23 DM0 DQ15 72
NDQM10 56 9 NMD70 NDQM3 56 9 NMD9
NDQM8 DM1 DQ16 NMD69 NDQM1 DM1 DQ16 NMD8
24 DM2 DQ17 10 24 DM2 DQ17 10
NDQM11 57 12 NMD67 NDQM2 57 12 NMD10
DM3 DQ18 NMD68 DM3 DQ18 NMD13
DQ19 13 DQ19 13
NDQS2 94 17 NMD66 NDQS1 94 17 NMD11
14 NDQS2 DQS DQ20 14 NDQS1 DQS DQ20
18 NMD65 18 NMD12
VREF_3 DQ21 NMD71 VREF_4 DQ21 NMD15
58 VREF DQ22 20 58 VREF DQ22 20
52 21 NMD64 52 21 NMD14
MCL DQ23 NMD94 MCL DQ23 NMD21
93 RFU DQ24 74 93 RFU DQ24 74
75 NMD93 75 NMD19
NMRAS# DQ25 NMD95 NMRAS# DQ25 NMD20
14,17 NMRAS# 27 RAS# DQ26 77 27 RAS# DQ26 77
NMCAS# 26 78 NMD90 NMCAS# 26 78 NMD22
14,17 NMCAS# CAS# DQ27 CAS# DQ27
NMWE# 25 80 NMD91 NMWE# 25 80 NMD16
14,17 NMWE# WE# DQ28 WE# DQ28
NMCS0# 28 81 NMD89 NMCS0# 28 81 NMD17
14,17 NMCS0# CS# DQ29 CS# DQ29
83 NMD92 83 NMD23
NMCKEB# DQ30 NMD88 NMCKE# DQ30 NMD18
14,17 NMCKE# 53 CKE DQ31 84 53 CKE DQ31 84
B NMCLKA1 NMCLKA0 B
14 NMCLKA1 55 CK NC 38 14 NMCLKA0 55 CK NC 38
54 CK# NC 39 54 CK# NC 39
2

2
NC 40 NC 40
R382 87 41 R345 87 41
NC NC NC NC
88 NC NC 42 88 NC NC 42
@68 89 43 @68 89 43
NC NC NC NC
90 44 90 44
1

1
NMCLKA1# NC NC NMCLKA0# NC NC
14 NMCLKA1# 91 NC 14 NMCLKA0# 91 NC
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
NMAB[4..7]
14,17 NMAB[4..7]
NMAA[0..13]
14,17 NMAA[0..13]
5
11
19
62
70
76
82
92
99
16
46
66
85

5
11
19
62
70
76
82
92
99
16
46
66
85
K4D62323HA_1 K4D62323HA_1
NMD[0..127] +2.5VS
14,17 NMD[0..127]
NDQM[0..15]
14,17 NDQM[0..15]

2
R346
1K_1%_0603 +2.5VS

1
(10mil) VREF_4
+2.5VS

1
C386 C395 C393 C391 C390 C387
2

R347
1K_1%_0603 .1UF_X5R 10UF_1206 .1UF_X5R 2200PF 2200PF 2200PF

2
R384

1
A +2.5VS A
1K_1%_0603
1

(10mil) VREF_3
2

Compal Electronics, Inc.


1

C458 C412 C443 C420 C419 C416


R385
1K_1%_0603 .1UF_X5R 10UF_1206 .1UF_X5R 2200PF 2200PF 2200PF Title
2

ATI DDR CH-B for M7P Only


1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B LA1432 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 18 of 45
5 4 3 2 1
A B C D E

D14 D15 D13


DAN217 DAN217 DAN217
LVDS Connector

1
L2
JP1 CHB2012U170_0805
DAC_BRIG IB+ 2 1
33 DAC_BRIG B+

3
INVT_PWM 1 2
+3VS 33 INVT_PWM 3 4 2 1
DISPOFF# L1 CHB2012U170_0805
5 6
7 8
+LCDVDD 9 10 +LCDVDD
1 2 TXOUT0+ TZOUT0+
15 TXOUT0+ 11 12 TZOUT0+ 15
1 C317 22PF TXOUT0- TZOUT0- 1
15 TXOUT0- 13 14 TZOUT0- 15
1 2 TXOUT1+ TZOUT1+
15 LUMA JP11 15 TXOUT1+ 15 16 TZOUT1+ 15
L24 FBM-11-160808-121 TXOUT1- TZOUT1-
15 TXOUT1- 17 18 TZOUT1- 15
1 2 1 19 20
C319 22PF TXOUT2+ TZOUT2+
2 15 TXOUT2+ 21 22 TZOUT2+ 15
1 2 TXOUT2- TZOUT2-
15 CRMA 3 15 TXOUT2- 23 24 TZOUT2- 15
L26 FBM-11-160808-121 TXOUT3+ TZOUT3+
4 15 TXOUT3+ 25 26 TZOUT3+ 15
1 2 TXOUT3- TZOUT3-
5 15 TXOUT3- 27 28 TZOUT3- 15
C318 22PF
6 TXCLK+ 29 30 TZCLK+
15 COMPS 1 2 7 15 TXCLK+ 31 32 TZCLK+ 15
FBM-11-160808-121 TXCLK- TZCLK-
15 TXCLK- 33 34 TZCLK- 15
1

1
L25 LCD_DATA LCD_CLK
S CONN._SUYIN 15 LCD_DATA 35 36 LCD_CLK 15

1
R271 R272 R270 C322 C324 C323 C314 C315 C312 C313 PID0 PID1
15,31 PID0 37 38 PID1 15,31
PID2 PID3
15,31 PID2 39 40 PID3 15,31
75 75 75 270PF 270PF 270PF 330PF 330PF 330PF @470PF

2
2

Foxconn QTS1040A-2121

+3VS
+12VALW +3VS

LCD_DATA
R304 2.2K
+LCDVDD R269 LCD_CLK
+5V 100K + C3 R287 2.2K
4.7UF_1206
1

1
2 10V RP1 2
R277 2 PID0 1 8
Q3 PID1 2 7

1
100 R274 SI2302DS PID2 3 6

3
10K R268 C321 PID3 4 5
1 2

200K 1000PF +LCDVDD


R264 8P4R-10K
Q28 22K
2 2
2N7002 22K
1

47K
3

Q1 C9 + C8
DTC124EK Q27 4.7UF_1206 +3VS
3

DTC124EK .1UF_X5R 10V


ENVDD 2 22K
14 ENVDD
22K
R12
R74 1K
@10K
3

D19
1 2 DISPOFF#
33 ENBKL
RB751V

CRT Connector 14,33 ENVEE ENVEE

10
+5VS +5VS +R_CRT_VCC +CRT_VCC R79
+5VS D12 F2 10K
1

D1 D2 D3 2 1 1 2 9 8
3 3
1

1
FUSE_1A
RB491D
R260 U11C
C316 74LVC125

2
10K DAN217 DAN217 DAN217 .1UF JP10 +3VALW POWER
2

CRT-15P
2

L31 6
11
1 2 1
15 R FCM2012C80_0805 7
L30 12
1 2 2 +5VS +5VS +5VS
15 G FCM2012C80_0805 8
L29 13

1
1 2 3
15 B FCM2012C80_0805 CRT_VCC 9
2

14 R282 R281 R265


1

C327 C328 C329 C302 C308 C306 4 100K 2.2K 2.2K


R285 R283 R284 10

2
1

75 75 75 18PF 18PF 18PF 15PF 15PF 15PF 15


2

C304 5
1

2
100PF
2

L28
+CRT_VCC 1 2 1 3 DDC_DATA 15
C10 CHB1608U121
Q4

2
L27 2N7002
5

.1UF_X5R 1 2 C309
4 4
R280 CHB1608U121 220PF C303 1 3 DDC_CLK 15
1

2 4 +CRT_VCC 220PF
15 HSYNC
2

C307 C305 C310 Q2


U1 C320 1K 68PF 68PF 100PF 2N7002
2

74HCT1G125GW
Compal Electronics, Inc.
3

.1UF_X5R

2 4 Title
15 VSYNC
U16 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND CRT&TV-OUT Connector
74HCT1G125GW PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
3

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 19 of 45
A B C D E
A B C D

1 1

AD[0..31]
ICH-2
23,25,26,27 AD[0..31]
U9A
(FW82801BA)
AD0 AA4 D11
AD0 A20M# A20M# 4
AD1 AB4 A12 1 2
AD1 CPUSLP# CPUSLP# 4
AD2 Y4 R22 FERR# R133 0
AD2 FERR# FERR# 4
AD3 W5 A11
AD3 IGNNE# IGNNE# 4
AD4 W4 C12 CPUINIT#
AD4 INIT# CPUINIT# 4
AD5
AD6
Y5
AB3
AD5 CPU INTR C11
B11
INTR 4
AD6 NMI NMI 4
AD7 AA5 B12 SMI#
AD7 SMI# SMI# 4
AD8 AB5 C10 STPCLK#
AD8 STPCLK# STPCLK# 4
AD9 Y3 B13 RC#
AD9 RCIN# RC# 33
AD10 W6 C13 GATEA20
AD10 A20GATE GATEA20 33
AD11 W3 A13 CPU_PWRGD
AD12 AD11 CPUPWRGD CPU_PWRGD 4
Y6 AD12
AD13 Y2
AD14 AD13 HL0 HL[0..10]
AA6 AD14 HL0 A4 HL[0..10] 6
AD15 Y1 B5 HL1
AD16 AD15 HL1 HL2
V2 AD16 HL2 A5
AD17 AA8 B6 HL3
AD18 AD17 HL3 HL4
V1 AD18 HL4 B7
2 AD19 HL5 2
AB8 AD19 HL5 A8
AD20 HL6
AD21
U4
W9
AD20 HUB HL6 B8
A9 HL7
AD22 AD21 HL7 HL8
U3 AD22 HL8 C8
AD23 Y9 C6 HL9
AD24 AD23 HL9 HL10
U2 AD24 PCI HL10 C7
AD25 AB9 C5 HL11
AD26 AD25 HL11 HL_STB
U1 AD26 HL_STB A6 HL_STB 6
AD27 W10 A7 HL_STB#
AD27 HL_STB# HL_STB# 6
AD28 T4 A3 +ICH_HLCOMP
AD29 AD28 HLCOMP H UBREF
Y10 AD29 HUBREF B4 2 1
AD30 T3 C542 .1UF_X5R
AD31 AD30
AA10 AD31 HUBREF 6
P1 PIRQA#
PIRQA# PIRQA# 13,23,25
AA3 P2 PIRQB#
23,25,26,27 C/BE#0 C/BE0# PIRQB# PIRQB# 23,26
AB6 P3 PIRQC#
23,25,26,27 C/BE#1
Y8
C/BE1# IRQ PIRQC#
N4 PIRQD#
PIRQC# 27
23,25,26,27 C/BE#2 C/BE2# PIRQD# PIRQD# 27
23,25,26,27 C/BE#3 AA9 C/BE3#
DEVSEL# AB7 F21 IRQ14
23,25,26,27 DEVSEL# DEVSEL# IRQ14 IRQ14 29
FRAME# V3 C16 IRQ15
23,25,26,27 FRAME# FRAME# IRQ15 IRQ15 28
IRD Y# W8 N20 CLK_APIC_ICH
23,25,26,27 IRDY# IRDY# APICCLK
TRDY# V4 P22 PICD0
23,25,26,27 TRDY# TRDY# APICD0
STOP# W1 N19 PICD1
23,25,26,27 STOP# STOP# APICD1
W2 N21 SIRQ
23,25,26,27 PAR PAR SERIRQ SIRQ 23,31,33
PCIRST# AA15
6,13,23,24,25,26,27,31,33 PCIRST# PCIRST# +1.8VS
PLOCK# AA7 N3 PIRQE#
23 PLOCK# PLOCK# GPI2/PIRQE#
SERR# W7 N2 PIRQF#
23,25,26,27 SERR# SERR# GPI3/PIRQF#
PERR# Y7 N1 PIRQG#
PCI Pullups 23,25,26,27 PERR#
Y15
PERR# GPI4/PIRQG#
M4 PIRQH# HL11 1 2
PME# GPI5/PIRQH#
PME# has internal PU REQA#
GNTA#
M3
L2
GPI0/REQA# PIN N3, M4 can not use GPIO. +ICH_HLCOMP
R479
1
@10K
2
3 29 PIDERST# GPO16/GNTA# 3
R132 40.2_1%
RP7 CLK_ICHPCI W11 M2 GNT#0
12 CLK_ICHPCI PCICLK GNT0# GNT#0 25
PIRQB# 1 10 M1 GNT#1
+3VS GNT1# GNT#1 27
PIRQG# 2 9 PIRQE# REQ#0 R2 R4 GNT#2
25 REQ#0 REQ0# GNT2# GNT#2 23
PIRQF# 3 8 PIRQD# REQ#1 R3 T2 GNT#3
27 REQ#1 REQ1# GNT3# GNT#3 26
REQA# 4 7 PIRQH# REQ#2 T1 R1
23 REQ#2 REQ2# GNT4#
5 6 REQ#3 AB10 L4 SIDERST#
+3VS 26 REQ#3 REQ3# GPO17/GNTB#/GNT5# SIDERST# 28
REQ#4 P4 +3VS
10P8R-8.2K GPI1 REQ4#
L3 GPI1/REQB#/REQ5# SIDERST# 1 2
ICH-2 R200 @8.2K
IRQ14 1 2
RP13 PCI REQ ASSIGMENT R140 10K
REQ#3 1 10 IRQ15 1 2
+3VS
DEVSEL# 2 9 PLOCK# REQ#0 1394 R134 10K
SIRQ 3 8 PERR#
IRD Y# SERR# RP9
4 7 REQ#1 WLAN
5 6 TRDY# REQ#0 1 8
+3VS
REQ#2 PCMCIA CONTROLLER REQ#4 2 7
10P8R-8.2K PIRQC# 3 6
REQ#3 LAN PIRQA# 4 5

REQ#4 NC
8P4R-100K

CLK_ICHPCI
1

+3VS R512
RP10 PICD0 2 1
STOP# @33 R202 10K
8 1
7 2 FRAME# PICD1 2 1
1 2

4 REQ#1 R501 10K 4


6 3
5 4 REQ#2 CLK_APIC_ICH 1 2
C581 R504 0
8P4R-8.2K
2

GPI1 @22PF
1 2
R142 8.2K
1 2 GNTA#
R198 @1K
GNTA# Strapping for "A16 swap override" : "0" -> Enable
Compal Electronics, Inc.
Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
ICH2-A(PCI,HUB,CPU) & FWH
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA1432
Date: 星期五, 六月 07, 2002 Sheet 20 of 45
A B C D
A B C D

RP15 RP14
ICH2-B(IDE,LPC,GPIO)
USBP2- 1 8 USBP3- 1 8
USBP2+ USBP3+ USB3_D- 30
2 7 2 7 USB3_D+ 30
USBP0- 3 6 USBP1- 3 6
USBP0+ USB0_D- 30 USBP1+ USB1_D- 30
4 5 USB0_D+ 30 4 5 USB1_D+ 30

8
7
6
5

4
3
2
1

8
7
6
5

4
3
2
1
8P4R-15 8P4R-15
1 2 PBTN# CP6 RP21 CP5
33 PBTN_OUT#
D6 RB751V 8P4C-22PF 8P4R-15K 8P4C-22PF RP20
8P4R-15K
33,36 ON/OFF 1 2

1
2
3
4

5
6
7
8

1
2
3
4

5
6
7
8
D7 @RB751V
+3VALW 1 2
1 R223 10K 1
1 2 IC H_ACIN
35,36,39 ACIN
D8 RB751V

U9B
R511 1K
ATF_INT# AA13 U20 1 2
33 ATF_INT# THRM# TP0 +3VALW
D14 GPO19 GPO22 B14
SLP_S3# W16 A14
33 SLP_S3# SLP_S3# GPO23
SLP_S5# AB18 B15 VGATE 1 2
33 SLP_S5# SLP_S5# VGATE/VRMPWRGD V_GATE 44
SYS_PWROK R20 R135 0
38 SYS_PWROK PWROK
PBTN# W21 P20 CLK_ICH48
PWRBTN# CLK48 CLK_ICH48 12
EC_RIOUT# AA17 M19 CLK_ICH14
33 EC_RIOUT# RI# CLK14 CLK_ICH14 12
RSMRST# R21 D4 CLK_ICHHUB
22,33,36 RSMRST# RSMRST# CLK66 CLK_ICHHUB 12
34 FLASH# W15 GPIO25
AA18 F20 PDA0
+RTCVCC 23,24 RTCCLK SUSCLK PDA0 PDA0 29
Y11 F19 PDA1
A15
GPI6 SYSTEM PDA1
E22 PDA2
PDA1 29
GPO18 PDA2 PDA2 29
R204 C14 E21 PDCS1#
GPO20 PDCS1# PDCS1# 29
1 2 BATTLOW# V21 E19 PDCS3#
33 BATTLOW# GPIO24 PDCS3# PDCS3# 29
31 SUS_STAT# Y17 SUSSTAT#
15K R532 J2 INTRUDER# PDDREQ
T19 INTRUDER# PDREQ G22 PDDREQ 29
1 2 2 1 F22 PDDACK#
PDDACK# PDDACK# 29
1

SMB_DATA AA16 G19 PDIOR#


9,10,12 SMB_DATA SMBDATA PDIOR# PDIOR# 29
C223 1K @JOPEN SMB_CLK AB16 G21 PDIOW#
9,10,12 SMB_CLK SMBCLK PDIOW# PDIOW# 29
1UF_25V_0805 IC H_ACIN AB17 G20 PDIORDY
PDIORDY 29
2

SMLINK0 SMBALERT#/GPI11 PIORDY


U19 SMLINK0
SMLINK1 V20 H19 PDD0
SMLINK1 PDD0 PDD1
PDD1 H22
R205 +RTCRST# T20 J19 PDD2
+R_VBAIS 1 +VBIAS RTCRST# PDD2 PDD3
1 2 2 T21 VBIAS PDD3 J22
2 RTCX1 PDD4 2
U22 RTCX1 PDD4 K21
1K C227 RTCX2 T22 L20 PDD5
.047UF RTCX2 PDD5 PDD6
1
R212
2
10M_0603
IDE PDD6 M21
M22 PDD7
R214 X2 PDD7 PDD8 PDD[0..15]
35 IAC_RST# V22 AC_RST# PDD8 L22 PDD[0..15] 29
2 1 1 2 IC H_AC_SYNC P19 L21 PDD9
IAC_BITCLK R19
AC_SYNC AC97 PDD9
K22 PDD10
35 IAC_BITCLK AC_BIT_CLK PDD10
R213 10M_0603 32.768KHZ ICH_AC_SDOUT P21 K20 PDD11
AC_SDOUT PDD11
2

@22M_0603 C231 C230 IAC_SDATAI0 Y22 J21 PDD12


35 IAC_SDATAI0 AC_SDIN0 PDD12
IAC_SDATAI1 W22 J20 PDD13
35 IAC_SDATAI1 AC_SDIN1 PDD13
R215 12PF 12PF SPKR N22 H21 PDD14
35 SPKR
2

@2.4M_0603 SPKR PDD14 PDD15


PDD15 H20
ECSMI# Y14
33 ECSMI#
1

DSCACHE# GPI8 SDA0


AA11 GPI7 GPIO SDA0 A16 SDA0 28
ECSCI# W14 D16 SDA1
33 ECSCI# GPI12 SDA1 SDA1 28
EC_LID_OUT# AB15 B16 SDA2
33 EC_LID_OUT# GPI13 SDA2 SDA2 28
L1 C15 SDCS1#
GPO21 SDCS1# SDCS1# 28
AB14 D15 SDCS3#
GPIO27 SDCS3# SDCS3# 28
AA14 GPIO28
B18 SDDREQ
SDDREQ SDDREQ 28
LAD0 Y12 B17 SDDACK#
31,33 LAD0 LAD0/FWH0 SDDACK# SDDACK# 28
LAD1 SDIOR#
31,33 LAD1
LAD2
W12
AB13
LAD1/FWH1 LPC SDIOR# D17
C17 SDIOW#
SDIOR# 28
31,33 LAD2 LAD2/FWH2 SDIOW# SDIOW# 28
LAD3 AB12 A17 SDIORDY
31,33 LAD3 LAD3/FWH3 SIORDY SDIORDY 28
LDRQ#0 Y13
33 LDRQ#0 LDRQ0#
LDRQ#1 W13 D18 SDD0
31 LDRQ#1 LDRQ1# SDD0
LFRAME# AB11 B19 SDD1
31,33 LFRAME# LFRAME#/FWH4 SDD1
1 2 AA12 D19 SDD2
R222 @10K FSO SDD2 SDD3
SDD3 A20
+RTCVCC USBP0+ W17 C20 SDD4
USBP0- USBP0+ SDD4 SDD5
Y18 USBP0- SDD5 C21
1 2 INTRUDER# USBP1+ AB19 D22 SDD6
3 R513 10K USBP1- USBP1+ SDD6 SDD7 3
AA19 USBP1- SDD7 E20
USBP2+ W18 D21 SDD8
+3VALW USBP2- Y19
USBP2+ USB SDD8
C22 SDD9
USBP3+ USBP2- SDD9 SDD10
AB20 USBP3+ SDD10 D20
1 2 SMLINK0 USBP3- AA20 B20 SDD11
R510 10K USBP3- SDD11 SDD12
SDD12 C19
1 2 SMLINK1 W19 A19 SDD13
30 OVCUR#0 OC0# SDD13
R515 10K Y20 C18 SDD14
30 OVCUR#1 OC1# SDD14 SDD[0..15]
1 2 OVCUR#2 OVCUR#2 Y21 A18 SDD15
OC2# SDD15 SDD[0..15] 28
R514 10K OVCUR#3 W20
30 OVCUR#3 OC3#
ICH-2
+5VS
+3VS
1 2 IC H_AC_SYNC
35 IAC_SYNC
1 2 SMB_DATA R505 22 PDIORDY 1 2
R520 4.7K 1 2 ICH_AC_SDOUT R486 4.7K
35 IAC_SDATAO
1 2 SMB_CLK R502 22 SDIORDY 1 2
1

R519 4.7K C574 C575 R483 4.7K


1 2 VGATE
R131 100K 22PF 22PF
2

1 2 CLKRUN#
CLKRUN# 23,25,27,31,33
R526 10K
1 2 LDRQ#1
R518 @10K
2 1 DSCACHE# CLK_ICH48 CLK_ICH14 CLK_ICHHUB
R517 10K

1
1 2 ICH_AC_SDOUT
R509 @10K
AC_SDOUT Strapping: "1" -> Safe Mode Boot R507 R500 R484
10 10 10

1 2

1 2

1 2
4 RSMRST# IAC_BITCLK 4
2 1
R208 100K C580 C567 C554
1

2 1 IAC_BITCLK R506 10PF 10PF 10PF

2
R508 10K
IAC_SDATAI0 @33
2 1
R219 10K
2

2 1 IAC_SDATAI1
R220 10K Compal Electronics, Inc.
2 1 SPKR C576 Title
R201 1K ICH2-B(IDE,LPC,GPIO)
@33PF THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
SPKR Strapping: "0" -> No Reboot PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA1432
Date: 星期五, 六月 07, 2002 Sheet 21 of 45
A B C D
A B C D

ICH2-C(LAN,Power)

+1.8VS +3VS
U9C

1 1
D10 VCC1_8_1 VCC3_3_1 E14
E5 VCC1_8_2 VCC3_3_2 E15
K19 VCC1_8_3 VCC3_3_3 E16
L19 VCC1_8_4 VCC3_3_4 E17
P5 VCC1_8_5 VCC3_3_5 E18
V9 VCC1_8_6 VCC3_3_6 F18
D2 VCC1_8_7 VCC3_3_7 G18
VCC3_3_8 H18
A1 GND1 VCC3_3_9 J18
A2 GND2 VCC3_3_10 P18
A10 GND3 VCC3_3_11 R18
B1 R5 +3VS +5VS
GND4 VCC3_3_12
B2 GND5 VCC3_3_13 T5
B3 GND6 VCC3_3_14 U5

1
B9 GND7 VCC3_3_15 V5
B10 V6 R141
GND8 VCC3_3_16 D5 1K
C2 GND9 VCC3_3_17 V7
C3 V8 1SS355
GND10 VCC3_3_18
C4

2
GND11 +VCC5REF
C9 GND12 V5REF1 K2
D5 GND13 V5REF2 M20
D6 GND14

1
D7 V14 C220 C219
GND15 VCCSUS1_8_1 +1.8VALW
D8 GND16 VCCSUS1_8_2 V15
D9 V16 1UF_0805 .1UF_X5R

2
GND17 VCCSUS1_8_3
E6 GND18 VCCSUS1_8_4 H5
E7 GND19 VCCSUS1_8_5 J5
E8 GND20
E9 GND21
J10 GND22
J11 GND23 VCCSUS3_3_1 T18 +3VALW
J12 GND24 VCCSUS3_3_2 U18
2 2
J13 GND25 VCCSUS3_3_3 F5
J14 GND26 VCCSUS3_3_4 G5
J9 GND27 VCCSUS3_3_5 V17
K10 GND28 VCCSUS3_3_6 V18
K11 GND29
K12 GND30 V_CPU_IO_1 D12 +CPU_VCC
+3VALW K13 D13
GND31 V_CPU_IO_2
K14 GND32
K9 GND33
L10 GND34
1

C578 C584 C589 C588 C558 C556 L11 U21 VCCRTC 1 2


GND35 VCCRTC +RTCVCC
L12 R210 1K
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R GND36
L13 V19 +3VALW
2

GND37 V5REF_SUS
L14 GND38 1 2
L9 C225 .1UF_X5R
+3VS GND39
M10 GND40 EEPROM
M11 GND41 EE_CS K4
M12 GND42 EE_SHCLK J3
M13 GND43 EE_DOUT J4 1 2
1

C562 M14 K3 R496 @10K


GND44 EE_DIN
1

+ C579 C550 C549 C548 C561 C565 C587 C586 M9 GND45


N10
4.7UF_10V_0805 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R 1000PF 1000PF N11
GND46 LAN
2

GND47
N12 GND48
P9 GND49 LAN_CLK G3
P14 GND50 LAN_RXD0 G2
P13 GND51 LAN_RXD1 G1
P12 GND52 LAN_RXD2 H1
P11 GND53 LAN_TXD0 F3
P10 GND54 LAN_TXD1 F2
+1.8VS N9 F1
GND55 LAN_TXD2
N14 GND56 LAN_RSTSYNC H2
3 3
N13 GND57 RSM_PWROK Y16 1 2 RSMRST# 21,33,36
A21 R516 0
GND58
1

C555 A22 GND59


1

+ C553 C585 C573 C577 C569 C545 B21 GND60


B22 GND61
4.7UF_10V_0805 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R 1000PF 1000PF AA1
2

GND62
AA2 GND63
AA21 GND64
AA22 GND65
AB1 GND66
AB2 GND67
AB21 GND68
+1.8VALW +CPU_VCC AB22 GND69
K1 GND70
D3 GND71
1

C590 C591 C564 C566 C582 C583 C551 C552


ICH-2
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

4 4

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
ICH2-C(LAN,Power) & Pull-Up
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA1432
Date: 星期五, 六月 07, 2002 Sheet 22 of 45
A B C D
5 4 3 2 1

CardBus Controller CBRST# 24,25,27


S1_IOWR#
S1_IORD# S1_IOWR# 24
+3V +3VS +3VS S1_IORD# 24
S1_OE#
S1_OE# 24
S1_CE2#
OZ6933T (uBGA) S1_A[0..25]
S1_D[0..15]
S1_CE2# 24
S1_A[0..25] 24
S1_D[0..15] 24
C669

S1_D10

S1_D15

S1_D13

S1_D12

S1_D11
S1_A25

S1_A24
S1_A17

S1_A11

S1_A10
S1_D9
S1_D1
S1_D8
S1_D0

S1_D7

S1_D6

S1_D5

S1_D4
S1_D3
S1_A0
S1_A1
S1_A2
S1_A3
S1_A4
S1_A5
S1_A6

S1_A7

S1_A9
.1UF_X5R

+S1_VCC

W15

W11
D D

M19
M18
M15
M17
R10

N18

N17

R19
N14
R17

R14
U15

U11

U10
B10

P18

P14

P10

V10
T19
L15

L18
J18

W9

W7

W6
M6

R9
U9

U8
R8

U7

U6
U46

P5

P9

V7

P8
F2
J5
AD[0..31]
20,25,26,27 AD[0..31]
C676 C674 C681

GRST#
AUX_VCC

PCI_VCC
PCI_VCC
PCI_VCC
PCI_VCC

CORE_VCC
CORE_VCC
CORE_VCC

A_D10/CAD31
A_D9/CAD30
A_D1/CAD29
A_D8/CAD28
A_D0/CAD27
A_A0/CAD26
A_A1/CAD25
A_A2/CAD24
A_A3/CAD23
A_A4/CAD22
A_A5/CAD21
A_A6/CAD20
A_A25/CAD19
A_A7/CAD18
A_A24/CAD17
A_A17/CAD16
A_IOWR/CAD15
A_A9/CAD14
A_IORD#/CAD13
A_A11/CAD12
A_OE#/CAD11
A_CE2#/CAD10
A_A10/CAD9
A_D15/CAD8
A_D7/CAD7
A_D13/CAD6
A_D6/CAD5
A_D12/CAD4
A_D5/CAD3
A_D11/CAD2
A_D4/CAD1
A_D3/CAD0
AD31 E1
AD30 AD31 .1UF_X5R .1UF_X5R .1UF_X5R
E2 AD30
AD29 F3 R7
+3VS AD28 AD29 A_SOCKET_VCC
F1 AD28 A_SOCKET_VCC R13
AD27 G5
AD26 AD27
H6 AD26
AD25 G3 N15
AD25 A_REG#/CCBE3# S1_REG# 24
1

AD24 G2 V14 S1_A12


C687 C678 C684 C679 AD23 AD24 A_A12/CCBE2# S1_A8
H2 AD23 A_A8/CCBE1# V11
4.7UF_10V_0805 .1UF_X5R .1UF_X5R .1UF_X5R AD22 H1 W8
2

AD21 AD22 A_CE1#/CCBE0# S1_CE1# 24


J1 AD21
AD20 J2 V13 1 2 S1_A16
AD20 A_A16/CCLK
AD19
AD18
J3
J6
AD19 O 2 MICRO A_A23/CFRAME# U14
P13
S1_A23
S1_A15
R531 33
AD18 A_A15/CIRDY#
+3VS
AD17
AD16
K1
K2
AD17 CARDBUS CONTROLLER A_A22/CTRDY# W14
U13
S1_A22
S1_A21
AD16 A_A21/CDEVSEL#
AD15 M5 AD15 OZ6933 209PIN CSP A_A20/CSTOP# W13 S1_A20

Slot
AD14 N2 R11 S1_A13
AD13 AD14 A_A13/CPAR S1_A14
N1 AD13 A_A14/CPERR V12
AD12 N3 R18
C668 C677 C682 C686 AD11 AD12 A_WAIT#/CSERR# S1_WAIT# 24
N6 AD11 A_INPACK#/CREQ# P17 S1_INPACK# 24
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R AD10 P1 R12

A
AD9 AD10 A_WE#/CGNT# S1_WE# 24
P3 AD9 A_RDY_IRQ#/CINT# P12 S1_RDY# 24
AD8 N5 U12 S1_A19
AD7 AD8 A_A19/CBLOCK#
P6 AD7 A_WP/CCLKRUN# L17 S1_WP 24
C AD6 R2 P15 C
AD5 AD6 A_RST/CRESET# S1_D2 S1_RST 24
R3 AD5 A_D2/RFU L19
AD4 T1 V8 S1_D14
AD3 AD4 A_D14/RFU S1_A18
W4 AD3 A_A18/RFU P11
AD2 R6 W10
AD1 AD2 A_VS1/CVS1 S1_VS1 24
U5 AD1 A_VS2/CVS2 W16 S1_VS2 24
AD0 P7 V6
AD0 A_CD1#/CCD1# S1_CD1# 24

PCI
A_CD2#/CCD2# L14 S1_CD2# 24
A_BVD2/CAUDIO M14 S1_BVD2 24
20,25,26,27 C/BE#3 G1 C/BE3# A_BVD1/CSTSCHG N19 S1_BVD1 24
20,25,26,27 C/BE#2 K3 C/BE2#
20,25,26,27 C/BE#1 M3 C/BE1# B_BVD1/CSTSCHG F8 S2_BVD1 24
20,25,26,27 C/BE#0 R1 C/BE0# B_BVD2/CAUDIO C8 S2_BVD2 24
B_CD2#/CCD2# C6 S2_CD2# 24
R533 100 J15
AD20 1 B_CD1#/CCD1# S2_CD1# 24
2 H5 IDSEL B_VS2/CVS2 A10 S2_VS2 24
CLK_PCI_CB E3 E18
12 CLK_PCI_CB PCI_CLK B_VS1/CVS1 S2_VS1 24
L3 C14 S2_A18
20,25,26,27 DEVSEL# DEVSEL# B_A18/RFU
K6 G17 S2_D14
20,25,26,27 FRAME# FRAME# B_D14/RFU
L1 F7 S2_D2
20,25,26,27 IRDY# IRDY# B_D2/RFU
20,25,26,27 TRDY# L2 TRDY# B_RESET/CRESET# C10 S2_RST 24
20,25,26,27 STOP# L5 STOP# B_WP/CCLKRUN# A5 S2_WP 24
M2 A14 S2_A19
20,25,26,27 PAR PAR B_A19/CBLOCK#
20,25,26,27 PERR# L6 PERR# B_RDY_IRQ#/CINT# F12 S2_RDY# 24
20,25,26,27 SERR# M1 SERR# B_WE#/CGNT# E13 S2_WE# 24

Slot B
20 REQ#2 G6 PCI_REQ# B_INPACK#/CREQ# C9 S2_INPACK# 24
20 GNT#2 F5 PCI_GNT# B_WAIT#/CSERR# A9 S2_WAIT# 24
B5 A15 S2_A14
13,20,25 PIRQA# IRQ9/INTA# B_A14/CPERR#
F6 C15 S2_A13
B 20,26 PIRQB# IRQ4/INTB# B_A13/CPAR B
V5 C13 S2_A20
20 PLOCK# LOCK# B_A20/CSTOP#
D1 B13 S2_A21
6,13,20,24,25,26,27,31,33 PCIRST# RST# B_A21/CDEVSEL#
A13 S2_A22
B_A22/CTRDY# S2_A15
25,26,27,33 PCM_PME# B14 IRQ12/PME# B_A15/CIRDY# C12
A4 B12 S2_A23
21,25,27,31,33 CLKRUN# IRQ14/CLKRUN# B_A23/CFRAME#
V9 E12 1 2 S2_A16
33 RING# IRQ15/RING_OUT B_A16/CCLK
K19 R530 33
35 PCM_SPK# SPKR_OUT#
34 PCM1_LED J19 LED_OUT/SKT_ACTIVITY B_CE1#/CCBE0# G14 S2_CE1# 24
E8 A16 S2_A8
34 PCM2_LED SKTB_ACTV B_A8/CCBE1#
A12 S2_A12
B_A12/CCBE2#
SLATCH/B_VCC_5#

IRQ10/B_VPP_VCC

C5 F9
SDATA/B_VCC_3#

20,31,33 SIRQ
IRQ9/A_VPP_VCC

IRQ5/SERIRQ B_REG#/CCBE3# S2_REG# 24

B_IOWR#/CAD15
SCLK/A_VCC_5#

E6

B_IORD#/CAD13
IRQ7/SIN#/B_VPP_PGM

B_CE2#/CAD10
B_OE#/CAD11
G19
B_D10/CAD31

B_A25/CAD19

B_A24/CAD17
B_A17/CAD16

B_A11/CAD12
B_SKT_VCC +S2_VCC
B_D9/CAD30
B_D1/CAD29
B_D8/CAD28
B_D0/CAD27

B_D15/CAD8

B_D13/CAD6

B_D12/CAD4

B_D11/CAD2
B_A0/CAD26
B_A1/CAD25
B_A2/CAD24
B_A3/CAD23
B_A4/CAD22
B_A5/CAD21
B_A6/CAD20

B_A7/CAD18

B_A9/CAD14

B_A10/CAD9
IRQ3/VCC3#

F13

B_D7/CAD7

B_D6/CAD5

B_D5/CAD3

B_D4/CAD1
B_D3/CAD0
B_SKT_VCC
B_SKT_VCC E7
C673 C675 C670
GND
GND

GND
GND
GND
GND
GND
NC
NC

.1UF_X5R .1UF_X5R .1UF_X5R


CardBus-OZ6933T-1
H3
K5

P2
W5
V15
K18
E11
B15
E5

W12
K14
K15
K17
P19
F19

B6
A6
B7
C7
A7
B8
A8
E9
B9
F10
E10
F11
C11
B11
A11
E14
D19
F15
E17
F14
G15
E19
F18
F17
G18
H15
H14
H17
H18
H19
J14
J17
S2_D10

S2_D15

S2_D13

S2_D12

S2_D11
S2_A25

S2_A24
S2_A17

S2_A11

S2_A10
S2_D9
S2_D1
S2_D8
S2_D0

S2_D7

S2_D6

S2_D5

S2_D4
S2_D3
S2_A0
S2_A1
S2_A2
S2_A3
S2_A4
S2_A5
S2_A6

S2_A7

S2_A9

CLK_PCI_CB
2

R534
@33
A A
S2_CE2#
1

SLATCH 24 S2_OE# S2_CE2# 24


SLDATA 24 S2_OE# 24
C685 S2_IORD#
RTCCLK 21,24 S2_IORD# 24
@10PF S2_IOWR#
S2_A[0..25] S2_IOWR# 24
S2_D[0..15] S2_A[0..25] 24 Compal Electronics, Inc.
S2_D[0..15] 24
Title
CardBus Controller ( OZ6933T )
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B LA1432 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 23 of 45
5 4 3 2 1
PCMCIA POWER CTRL.
CARDBUS
+3VALW +5VALW +12VALW
+S1_VPP

W=40mils
+S1_VPP

+S1_VCC
SOCKET
U42

1
25 8 JP22
VCC_5V AVPP C605
AVCC 9
C603 7 10

2
12V AVCC
1 2 1UF_25V_0805 24 12V AVCC 11 4.7UF_10V_0805 A1 a68 b68 B1
A2 a34 b34 B2
1 2 C600 1 5V BVPP 23 +S2_VPP +S2_VPP 23 S1_WP
S1_WP A3 a67 b67 B3 S2_WP
S2_WP 23
.1UF_X5R 2 20 S1_CD2# A4 B4 S2_CD2#
5V BVCC W=40mils 23 S1_CD2# a33 b33 S2_CD2# 23
1 2 C602 30 5V BVCC 21 +S2_VCC S1_D2 A5 a66 b66 B5 S2_D2
.1UF_X5R 22 S1_D10 A6 B6 S2_D10
BVCC a32 b32

1
1 2 C599 15 3.3V
C604 S1_D1 A7 a65 b65 B7 S2_D1
.1UF_X5R 16 6 S1_D9 A8 B8 S2_D9
3.3V RESET a31 b31
1 2 C610 17 14 4.7UF_10V_0805 A9 B9

2
.1UF_X5R 3.3V RESET# S1_D0 GND GND S2_D0
A10 a64 b64 B10
1 2 C611 23 SLDATA 3 DATA NC 26 S1_D8 A11 a30 b30 B11 S2_D8
.1UF_X5R 5 27 S1_A0 A12 B12 S2_A0
23 SLATCH LATCH NC a63 b63
1 2 C613 21,23 RTCCLK 4 CLOCK NC 28 23 S1_BVD1
S1_BVD1 A13 a29 b29 B13 S2_BVD1
S2_BVD1 23
.1UF_X5R 29 CBRST# S1_A1 A14 B14 S2_A1
NC S1_BVD2 a62 b62 S2_BVD2
13 APWR_GOOD# 23 S1_BVD2 A15 a28 b28 B15 S2_BVD2 23
19 S1_A2 A16 B16 S2_A2
BPWR_GOOD# a61 b61
18 OC# GND 12 A17 GND GND B17
S1_REG# A18 B18 S2_REG# S2_REG# 23
23 S1_REG# S1_A3 a27 b27 S2_A3
A19 a60 b60 B19
TPS2206AI/TPS2216/TPS2226/G574 S1_INPACK# A20 B20 S2_INPACK#
23 S1_INPACK# S1_A4 a26 b26 S2_A4 S2_INPACK# 23
A21 a59 b59 B21
S1_WAIT# A22 B22 S2_WAIT#
23 S1_WAIT# S1_A5 a25 b25 S2_A5 S2_WAIT# 23
A23 a58 b58 B23
S1_RST A24 B24 S2_RST
23 S1_RST a24 b24 S2_RST 23
A25 GND GND B25
S1_A6 A26 B26 S2_A6
S1_VS2 a57 b57 S2_VS2
23 S1_VS2 A27 a23 b23 B27 S2_VS2 23
S1_A7 A28 B28 S2_A7
S1_A25 a56 b56 S2_A25
A29 a22 b22 B29
S1_A12 A30 B30 S2_A12
S1_A24 a55 b55 S2_A24
A31 a21 b21 B31
S1_A15 A32 B32 S2_A15
a54 b54
A33 GND GND B33
S1_A23 A34 B34 S2_A23
S1_A16 a20 b20 S2_A16
A35 a53 b53 B35
S1_A22 A36 B36 S2_A22
a19 b19
+S1_VPP A37 a52/a18 b52/b18 B37 +S2_VPP
A38 none none B38
+S1_VCC A39 a51/a17 b51/b17 B39 +S2_VCC
S1_A21 A40 B40 S2_A21
S1_A[0..25] +3VALW S1_RDY# a16 b16 S2_RDY#
23 S1_A[0..25] 23 S1_RDY# A41 a50 b50 B41 S2_RDY# 23
S1_D[0..15] S1_A20 A42 B42 S2_A20
23 S1_D[0..15] S2_A[0..25] a15 b15
23 S2_A[0..25] A43 GND GND B43
S2_D[0..15] S1_WE# A44 B44 S2_WE#
23 S2_D[0..15] 23 S1_WE# a49 b49 S2_WE# 23
1

C256 S1_A19 A45 B45 S2_A19


PCMRST# 34 a14 b14
S1_A14 A46 B46 S2_A14
.1UF_X5R U11A S1_A18 a48 b48 S2_A18
14

A47 B47
2

a13 b13
1

74LVC125 S1_A13 A48 B48 S2_A13


S1_A17 a47 b47 S2_A17
A49 a12 b12 B49
2 3 CBRST# S1_A8 A50 B50 S2_A8
W=30mils 6,13,20,23,25,26,27,31,33 PCIRST# CBRST# 23,25,27 a46 b46
+S2_VPP A51 GND GND B51
1

S1_IOWR# A52 B52 S2_IOWR#


23 S1_IOWR# a11 b11 S2_IOWR# 23
1

+3VALW POWER R221 S1_A9 A53 B53 S2_A9


7

C664 C665 S1_IORD# a45 b45 S2_IORD#


23 S1_IORD# A54 a10 b10 B54 S2_IORD# 23
10K S1_A11 A55 B55 S2_A11
2

.01UF 1UF_25V_0805 S1_VS1 a44 b44 S2_VS1


A56 B56 S2_VS1 23
2

23 S1_VS1 S1_OE# a9 b9 S2_OE#


23 S1_OE# A57 a43 b43 B57 S2_OE# 23
S1_CE2# A58 B58 S2_CE2#
+3V 23 S1_CE2# a8 b8 S2_CE2# 23
A59 GND GND B59
C594 S1_A10 S2_A10
A60 a42 b42 B60
S1_CD1# 1 2 S1_D15 A61 B61 S2_D15
W=30mils @1000PF S1_CE1# a7 b7 S2_CE1#
+S1_VPP 23 S1_CE1# A62 a41 b41 B62 S2_CE1# 23
S1_D14 A63 B63 S2_D14
a6 b6
1

C689 S1_D7 S2_D7


A64 a40 b40 B64
C662 C663 S1_CD2# 1 2 S1_D13 A65 B65 S2_D13
@1000PF S1_D6 a5 b5 S2_D6
A66 B66
2

.01UF 1UF_25V_0805 a39 b39


C595 A67 B67
S2_CD1# 1 S1_D12 GND GND S2_D12
2 A68 a4 b4 B68
@1000PF S1_D5 A69 B69 S2_D5
S1_D11 a38 b38 S2_D11
A70 a3 b3 B70
C680 S1_D4 S2_D4
A71 a37 b37 B71
+S1_VCC S2_CD2# 1 2 S1_CD1# A72 B72 S2_CD1#
23 S1_CD1# a2 b2 S2_CD1# 23
@1000PF S1_D3 A73 B73 S2_D3
a36 b36
A74 a1 b1 B74
A75 a35 b35 B75
1

C615 C623 C622 C621

10U_1206 56PF .1UF_X5R 1000PF PCMC150PIN


2

+S2_VCC

Compal Electronics, Inc


1

C618 C626 C625 C624 Title


FCI PCMCIA SOCKET
10U_1206 56PF .1UF_X5R 1000PF
2

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 24 of 45
A B C D E

+3V

+3V

1
C18 C20 C23 C26 C31 C371 C11 C13 C369
RP51
1 8 .01UF .01UF .01UF .01UF .01UF .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

2
2 7
+3V 3 6
4 5

8P4R_4.7K +3V
1 1

U2

1
TSB43AB22 C370 C27 C25 C21

20
35
48
62
78

87

86
96
10
11
AD[0..31] .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

VDDP
VDDP
VDDP
VDDP
VDDP

CYCLEOUT/CARDBUS
CNA
TEST17
TEST16
CYCLEIN

2
20,23,26,27 AD[0..31]
DVDD 15 +3V
AD31 22 27
AD30 PCI_AD31 DVDD
24 PCI_AD30 DVDD 39
AD29 25 51
AD28 PCI_AD29 DVDD
26 PCI_AD28 DVDD 59
AD27 28 72
AD26 PCI_AD27 DVDD
29 PCI_AD26 DVDD 88
AD25 L10
31 PCI_AD25 DVDD 100
AD24 32 7 1 2
AD23 PCI_AD24 PLLVDD 0_0805 +3V
37 1
PCI_AD23
TSB43AB22 AVDD +3V

1
AD22 38 2
AD21 PCI_AD22 AVDD C19 C17
40 107
AD20 41
PCI_AD21
TSB43AB21 AVDD
108

2
AD19 PCI_AD20 AVDD .01UF 4.7UF_0805
42 PCI_AD19 AVDD 120
AD18 43 PCI_AD18
AD17 45 PCI_AD17
PCI BUS INTERFACE
AD16 46 106 1 2
AD15 PCI_AD16 CPS R290 1K
61 PCI_AD15
AD14 63
AD13 PCI_AD14
65 PCI_AD13 PHY PORT 2 TPBIAS1 125 1 2
AD12 66 124 C333 .1UF_X5R
AD11 PCI_AD12 TPA1+ R292 1K
67 PCI_AD11 These pin are NC TPA1- 123
AD10 69 122 1 2
2 AD9 PCI_AD10 pin when u se TPB1+ 2
70 PCI_AD9 TPB1- 121 1 2
AD8 71 TSB43AB21 R291 1K
AD7 PCI_AD8
74 PCI_AD7 BIAS CURRENT R0 118
AD6 76 R295
AD5 PCI_AD6 6.34K_1%_0603
77 PCI_AD5
AD4 79
AD3 PCI_AD4
80 PCI_AD3
AD16 C355
1 2 1394_IDSEL AD2 81 PCI_AD2 R1 119
R324 100 AD1 82 1 2
AD0 PCI_AD1
84 PCI_AD0 OSCILLATOR X0 6
C/BE#3 34 15PF
20,23,26,27 C/BE#3 PCI_C/BE3
C/BE#2 47 Y2
20,23,26,27 C/BE#2 PCI_C/BE2
C/BE#1 60
20,23,26,27 C/BE#1 PCI_C/BE1 C356
C/BE#0 73 5 24.576 MHz
20,23,26,27 C/BE#0 PCI_C/BE0 X1
CLK_PCI_1394 16 1 2
12 CLK_PCI_1394 PCI_CLK
GNT#0 18
20 GNT#0 PCI_GNT
REQ#0 19 3 1 2 15PF
20 REQ#0
1394_IDSEL PCI_REQ FILTER FILTER0 C15 .1UF_X5R
36 PCI_IDSEL
FRAME# 49 4 JP9
20,23,26,27 FRAME# PCI_FRAME FILTER1
IRDY# 50
20,23,26,27 IRDY# PCI_IRDY
TRDY# 52 92 1 2 TPB0- 1
20,23,26,27 TRDY#
DEVSEL# PCI_TRDY EEPROM 2 WIRE BUS SDA R8 220 TPB0+ 1
20,23,26,27 DEVSEL# 53 PCI_DEVSEL 2 2
STOP# 54 91 1 2 TPA0- 3
20,23,26,27 STOP# PCI_STOP SCL 3
PERR# 56 R10 220 TPA0+ 4
20,23,26,27 PERR# PCI_PERR 4
PIRQA# 13 POWER CLASS 99
13,20,23 PIRQA# PCI_INTA/CINT PC0
1394_PME# 21 98 R4 56.2_1%_0603 C4
23,26,27,33 1394_PME# PCI_PME/CSTSCHG PC1
SERR# 57 97 Foxconn UV31413-K5
20,23,26,27 SERR# PCI_SERR PC2
PAR 58 0.33UF_0603
20,23,26,27 PAR PCI_PAR
12 116 TPBIAS0 R1
3 21,23,27,31,33 CLKRUN#
PCIRST# PCI_CLKRUN PHY PORT 1 TPBIAS0 56.2_1%_0603 TPA0+ 3
6,13,20,23,24,26,27,31,33 PCIRST# 85 PCI_RST TPA0+ 115
114 TPA0-
TPA0- TPB0+
TPB0 + 113
112 TPB0-
TPB0 -

94 R7 1 2 220
TEST9 R6
TEST8 95 1 2 220 R2 R3
14 56.2_1%_0603 5.11K_1%_0603
23,24,27 CBRST# G_RST
101 R288 1 2 220
TEST3 R289 220
PLLGND1

89 102 1 2
REG_EN

GPIO3 TEST2 R303 220 R5 C5 220PF


90 104 1 2
REG18

REG18

GPIO2 TEST1
DGND
DGND

DGND
DGND
DGND
DGND
DGND
DGND
DGND

DGND
AGND
AGND
AGND
AGND
AGND
AGND
AGND

105 R302 1 2 220 56.2_1%_0603


TEST0
2

8
9
109
110
111
117
126
127
128
17
23
30
33
44
55
64
68
75
83
93
103

R9 R11

220 220
1

CLK_PCI_1394 For TSB43AA22


C32 C12
C654,C655
1

@.1UF_X5R @.1UF_X5R
1

4 4
R14 change to 0
@22 ohm to short
to GND
2

TSB43AB22 USE Compal Electronics, Inc.


C24
Title
@10PF 1394 Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B LA1432 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 25 of 45
A B C D E
5 4 3 2 1

+2.5V

2
C431 C381
.1UF_X5R .1UF_X5R

1
AD[0..31] +2.5V
20,23,25,27 AD[0..31] U25

2
AD0 45 51
AD1 AD0 VDD25 C383 C382 C384 C388
44 AD1 VDD25 96
AD2 42 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

Power

1
AD3 AD2 +2.5V_LAN_VDD
41 AD3 AVDD25 58 2 1 +2.5V
D AD4 38 L36 4.7UH D
AD5 AD4 +3V_LAN_VDD1
37 AD5 AVDD 59 2 1 +3V
AD6 36 L34 4.7UH
AD7 AD6 +3V_LAN_VDD2
33 AD7 AVDD 70 2 1
AD8 30 L35 4.7UH
AD9 AD8 +3V_LAN_VDD3
29 AD9 AVDD 75 2 1
AD10 28 L39 4.7UH
AD11 AD10
27 AD11
AD12 26
AD13 AD12
25 AD13
AD14 24
AD15 AD14 U19
23 AD15
AD16 10 46 LAN_EEDO 4 5
AD17 AD16 EEDO LAN_EEDI DO GND +3V
9 AD17 EEDI 47 3 DI NC 6
AD18 8 48 LAN_EECLK 2 7 U18
AD19 AD18 EESK LAN_EECS SK NC
5 AD19 EECS 49 1 CS VCC 8
AD20 4 LAN_RD+ 1 16 RJ45_RX+
AD20 RD+ RX+

1
AD21 3 50 1 2 C378 LAN_RD- 2 15 RJ45_RX-
AD21 AUX +3V RD- RX-

LAN I/F
PCI I/F
AD22 1 R348 5.6K 9346 3 14
AD23 AD22 ACTIVITY# .1UF_X5R CT CT
100 80 4 13

2
AD24 AD23 LED0 LINK10_100# NC NC
95 AD24 LED1 79 5 NC NC 12
AD25 94 77 6 11
AD26 AD25 LED2 LAN_TD+ CT CT RJ45_TX+
93 AD26 7 TD+ TX+ 10
AD27 92 72 LAN_TD+ LAN_TD- 8 9 RJ45_TX-
AD28 AD27 TXD+ LAN_TD- TD- TX-
91 AD28 TXD- 71
AD29 89 AD29

1
AD30 87 68 LAN_RD+ Pulse H0013
AD31 AD30 RXIN+ LAN_RD- R334 R335 R332 R333
86 AD31 RXIN- 67
R298 R297
C C/BE#0 32 61 LAN_X1 50 50 50 50 75 75 C
20,23,25,27 C/BE#0 C/BE#0 X1
C/BE#1 21
20,23,25,27 C/BE#1

2
C/BE#2 C/BE#1 RJ45_GND
20,23,25,27 C/BE#2 11 C/BE#2
C/BE#3 98 60 LAN_X2
20,23,25,27 C/BE#3 C/BE#3 X2

1
D20 C376 C375 C373
AD17 1 2 LAN_IDSEL 99 64 1 2 1 2
IDSEL LWAKE +3VS
R371 100 R343 1K .1UF_X5R .1UF_X5R .1UF_X5R

2
20,23,25,27 PAR 20 PAR ISOLATE# 74 1 2
12 R344 15K RB751V
20,23,25,27 FRAME# FRAME#
20,23,25,27 IRDY# 13 IRDY# RTSET 65 1 2
14 R341
20,23,25,27 TRDY# TRDY#
15 63 5.6K_1%_0603
20,23,25,27 DEVSEL# DEVSEL# RTT3
20,23,25,27 STOP# 17 STOP#
VCTRL 55
20,23,25,27 PERR# 18 PERR#
19 7 Q32
20,23,25,27 SERR# SERR# NC
35 DTA114YKA
NC JP14
85 40

E
20 REQ#3 REQ# NC
20 GNT#3 84 GNT# NC 52 +3V 3 1 1 2 12 Amber LED+

47K
53 R300 300_0603

C
NC
20,23 PIRQB# 81 INTA# NC 54 11 Amber LED-

10K
69 16

B
NC SHLD4
23,25,27,33 LAN_PME# 57 PME# NC 76 8 PR4-
78 15

2
NC SHLD3
6,13,20,23,24,25,27,31,33 PCIRST# 82 RST# 7 PR4+
2 ACTIVITY#
CLK_PCI_LAN 83 GND RJ45_RX-
12 CLK_PCI_LAN CLK GND 16 6 PR2-
GND 31
+3V 6 VDD GND 43 5 PR3-
B B
22 VDD GND 56
34
39
90
VDD
VDD
Power GND
GND
62
66
73 RJ45_RX+
4

3
PR3+

VDD GND PR2+


97 VDD GND 88
Y4 RJ45_TX- 2
25 MHz PR1-
RTL8100BL SHLD2 14
LAN_X1 LAN_X2 RJ45_TX+ 1
Q30 PR1+
SHLD1 13
1

1
C410 C385 DTA114YKA 10 Green LED-

E
27PF_NPO 27PF_NPO 3 1 1 2 9
+3V
2

2
Green LED+

47K
R293 300_0603

C
AMP RJ45/RJ11 with LED

10K
B

2
R299 R296

2
LINK10_100# 75 75
CLK_PCI_LAN

1
C334
1

RJ45_GND 1 2 LANGND
+3V R357

1
C343 C342
@22 1000PF_2KV_1206
.1UF_X5R 4.7UF_10V_0805
1 2

2
1

C425 C415 C433 C429 C446 C445


C421
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R
2

A A
@10PF Termination plane should be copled to chassis ground
2

Compal Electronics, Inc.


Title
LAN REALTEK RTL8100BL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B LA1432 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 26 of 45
5 4 3 2 1
+3V

C683 .1UF_X5R

U47
5

34 WL_OFF# 1
4 RF_OFF# 35
34,35 KILL_SW# 2

JP4
3

7SH08FU TIP 1 2 RING


1 2
KEY KEY
3 4 1 2 PCIRST#
LAN RESERVED 3 4 PCIRST# 6,13,20,23,24,25,26,31,33
5 6 R239 0
5 6 MINI_RST#
7 7 8 8 1 2 CBRST# 23,24,25
D34 9 10 LAN RESERVED R238 @0
RB751V 9 10
11 11 12 12
+3VS_MINIPCI 1 2 13 13 14 14
15 15 16 16
L22 PIRQD# 17 18 W=30mils
W=40mils20 PIRQD# 17 18 +5VS_MINIPCI
1 2 19 20 PIRQC#
+3V 19 20 PIRQC# 20
21 21 22 22 +3VS_MINIPCI
CHB1608U121 23 24 W=40mils
23 24 +3V
0603 25 26 MINI_RST# L23
12 CLK_PCI_MINI 25 26 W=40mils
27 27 28 28 1 2 +3V
20 REQ#1 29 29 30 30 GNT#1 20
31 32 CHB1608U121
AD31 31 32 0603
33 33 34 34 WLANPME# 23,25,26,33
AD29 35 36
35 36 AD30
37 37 38 38
AD27 39 40
AD25 39 40 AD28
41 41 42 42
43 44 AD26
43 44 AD24 R237
20,23,25,26 C/BE#3 45 45 46 46
AD23 47 48 MINI_IDSEL1 2 AD18
47 48
49 49 50 50
AD21 51 52 AD22
AD19 51 52 AD20 100
53 53 54 54
55 55 56 56 PAR 20,23,25,26
AD17 57 58 AD18
57 58 AD16
20,23,25,26 C/BE#2 59 59 60 60 IDSEL : AD18
20,23,25,26 IRDY# 61 61 62 62
63 63 64 64 FRAME# 20,23,25,26
21,23,25,31,33 CLKRUN# 65 65 66 66 TRDY# 20,23,25,26
20,23,25,26 SERR# 67 67 68 68 STOP# 20,23,25,26 +5VS_MINIPCI
69 69 70 70
20,23,25,26 PERR# 71 71 72 72 DEVSEL# 20,23,25,26

1
73 74 C248 C249 C290 C592
20,23,25,26 C/BE#1 AD14 73 74 AD15
75 75 76 76
77 78 AD13 @1000PF @.1UF_X5R @.1UF_X5R @10U_1210

2
AD12 77 78 AD11
79 79 80 80
AD10 81 82
81 82 AD9
83 83 84 84
AD8 85 86
CLK_PCI_MINI AD7 85 86 C/BE#0 20,23,25,26
87 87 88 88
89 90 AD6
AD5 89 90 AD4
91 91 92 92 +3VS_MINIPCI
1

93 94 AD2
R240 AD3 93 94 AD0
95 95 96 96

1
33 W=30mils 97 98 C254 C281 C672 C257 C255
+5VS_MINIPCI 97 98
AD1 99 100 C617
99 100 .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R 10U_1210
101 102
1 2

2
101 102
103 103 104 104
105 105 106 106
C289 107 108
10PF 107 108
109 110
2

109 110
111 111 112 112
113 113 114 114
115 115 116 116
117 117 118 118
119 119 120 120
121 121 122 122
+5VS 1 2 W=30mils 123 123 124 124 W=20mils
+3V
L21 0_0603
1

C288
0603 Mini-PCI SLOT
.1UF_X5R
+5VS_MINIPCI
2

Compal Electronics, Inc


Title
MINI_PCI

AD[0..31] THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AD[0..31] 20,23,25,26 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 27 of 45
CHB1608U301
+5VOZ 1 2
L19
1 2 +5VCD
L20
C218 C215 C226 C217 CHB1608U301
+5VOZ
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R

U10

44

58
9
OZ168

VDD

VDD

VDD
SDD0 76 77 CD D0
SDD1 HDD0 CDD0 CD D1
78 HDD1 CDD1 79
SDD2 81 82 CD D2
SDD3 HDD2 CDD2 CD D3
83 HDD3 CDD3 84
SDD4 86 87 CD D4
SDD5 HDD4 CDD4 CD D5
90 HDD5 CDD5 91
SDD6 95 96 CD D6
SDD7 HDD6 CDD6 CD D7
97 HDD7 CDD7 98
SDD8 2 1 CD D8
SDD9 HDD8 CDD8 CD D9
4 HDD9 CDD9 3
SDD10 8 7 CDD10
SDD11 HDD10 CDD10 CDD11
11 HDD11 CDD11 10
CDD[0..15] SDD12 15 14 CDD12
29 CDD[0..15] HDD12 CDD12
SDD13 18 17 CDD13
SDD14 HDD13 CDD13 CDD14
20 HDD14 CDD14 19
SDD[0..15] SDD15 22 21 CDD15
21 SDD[0..15] HDD15 CDD15 +5VCD

SDA0 68 69 CD_SBA0 RP3


21 SDA0 HDA0 CDA0 CD_SBA0 29
SDA1 70 71 CD_SBA1 ISCDROM 1 8
21 SDA1 HDA1 CDA1 CD_SBA1 29
SDA2 66 67 CD_SBA2 2 7
21 SDA2 HDA2 CDA2 CD_SBA2 29
CDASPN 3 6
SDCS1# 63 64 CD_SCS1# MODE1 4 5
21 SDCS1# HCS0 CCS0 CD_SCS1# 29
SDCS3# 61 62 CD_SCS3#
21 SDCS3# HCS1 CCS1 CD_SCS3# 29
8P4R-10K

SDIOR# 99 100 CD_SIOR# RP5


21 SDIOR# HDIOR# CDIOR# CD_SIOR# 29
SDIOW# 6 5 CD_SIOW# GPIO_0 1 8
21 SDIOW# HDIOW# CDIOW# CD_SIOW# 29
72 73 CIOCS16# GPIO_1 2 7
HIOCS16# CIOCS16# CD _SIORDY INTN
21 SDIORDY 93 HIORDY CIORDY 94 CD_SIORDY 29 3 6
4 5

74 75 CD_IRQ 8P4R-10K
X1 20 IRQ15 HINTRQ CHINTRQ CD_IRQ 29
SDDREQ 12 13 CD_DREQ
21 SDDREQ HDMARQ CDMARQ CD_DREQ 29
OSC1 OSC2 SDDACK# 88 89 CD_DACK# RP6
21 SDDACK# HDMACK# CHDMACK# CD_DACK# 29
STOPBTN# 1 8
PLAYBTN# 2 7
8MHZ
24 23 CD_RSTDRV# FRDBTN# 3 6
R216 20 SIDERST# HRESET# CRESET# CD_RSTDRV# 29
59 60 CDASPN REVBTN# 4 5
HDASPN CDASPN
48 47 8P4R-10K
HSYNC SSYNC +5VCD
1M 53 HBIT_CLK SBIT_CLK 52
55 54 RP4
HDATA_OUT SDATA_OUT CD D7
50 HDATA_IN SDATA_IN 49 1 16
C228 C229 46 45 CD D6 2 15
HACRSTN SACRSTN CD D5
10PF 10PF 1 2 +5VCD 3 14
DM_ON 28 R126 @10K CD D4 4 13
PLAYBTN# PAV_EN CD D3
36 PLAY/PAUSE PWR_CTL 51 1 2 5 12
FRDBTN# 35 R127 10K CD D2 6 11
REVBTN# FFORWARD CD D1
34 REWIND 1 2 MEDIA_DETECT 34 7 10
STOPBTN# 37 80 1 2 ISCDROM R137 0 CD D0 8 9
STOP/EJECT ISCDROM R136 @0
10UF_1206_10V 39 GPIO_1 @16P8R_4.7K
C224 DM_ON GPIO[1]/VOL_UP GPIO_0
29 PCSYSTEM_OFF GPIO[0]/VOL_DN 40 ** No stuff R427 when stuff OZ163
R209 10K INTN 25 ** No stuff R424 and R320 when stuff OZ168 RP8
34 CD_INTA# INTN R130 @1K CD D8
+5VCD 1 2 30 RESET# 8 9
56 1 2 CD D9 7 10
D4 MODE0 MODE1 CDD10
MODE1 57 6 11
1 2 1 3 26 CDD11 5 12
4,33 EC_SMD2 SDATA
Q6 CDD12 4 13
2N7002 38 1 2 CDD13 3 14
1N4148 PAVMODE CDD14
27 R138 10K 2 15
2

SCLK CDD15
4,33 EC_SMC2 1 3 CSN 41 1 16
INCN 42
1

Q5 OSC1 31 43 @16P8R_4.7K
2N7002 R139 OSC2 OSCI UDN
32
2

OSCO +5VCD CD _SIORDY 1 2


GND
GND
GND
GND
GND

100K R203 R143 1K


100K CD_IRQ 1 2
2

+5VALW R128 4.7K


+5VCD
16
33
65
85
92

R217
+5VCD +5VCD 100K
+5VCD
C547 C540
10U_1206 1UF_0805 U41 R218 DM_ON CIOCS16# 1 2
DM_ON 35
1 8 100K R129 47K
+5VALW S D

1
2 7 C216 C543 Q7
R432 240K S D 10U_1206 .1UF_X5R SUSP# CD D7
3 S D 6 2 1 2
1 2 4 5 2N7002 R199 10K
+5VALW G D DM_ON# CD_DREQ
3 1 2
SI4425DY R211 5.6K
1

C539 Q8
1 2 DM_ON 2
2N7002
1

1U_0805 R478 10K


3

Compal Electronics, Inc


SUSP# 22K 22K CDPLAY
33,36,37,42 SUSP# 2 2
CD_PLAY 34 Title
22K 22K
OZ-168 CD_PLAY
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Q48 Q49 Size Document Number Rev
3

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DTC124EK DTC124EK B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 28 of 45
IDE,CD-ROM Module CONN.
CDD[0..15]
28 CDD[0..15]

JP16

35 INT_CD_L 1 2 INT_CD_R 35
35 CD_AGND 3 4
CD_RSTDRV# CD D8
28 CD_RSTDRV# 5 6
CD D7 CD D9
7 8

1
CD D6 CDD10
R538 CD D5 9 10 CDD11
@0 CD D4 11 12 CDD12
PDD[0..15] CD D3 13 14 CDD13
21 PDD[0..15] JP23 15 16
CD D2 CDD14

2
PIDERST# CD D1 17 18 CDD15
20 PIDERST# 1 2 19 20
PDD7 PDD8 CD D0
3 4 21 22 CD_DREQ 28
PDD6 PDD9
5 6 23 24 CD_SIOR# 28
PDD5 PDD10
7 8 28 CD_SIOW# 25 26
PDD4 PDD11
9 10 28 CD_SIORDY 27 28 CD_DACK# 28
PDD3 PDD12 R503
11 12 28 CD_IRQ 29 30 10K
PDD2 PDD13 PDIAG# 1 2
13 14 28 CD_SBA1 31 32 +5VS
PDD1 PDD14
15 16 28 CD_SBA0 33 34 CD_SBA2 28
PDD0 PDD15
17 18 28 CD_SCS1# 35 36 W=80mils
CD_SCS3# 28
SHDD_LED#
19 20 34 SHDD_LED# 37 38
21 PDDREQ 21 22 +5VCD 1 2 39 40 +5VCD
R495 100K
21 PDIOW# 23 24 +5VCD 41 42
21 PDIOR# 25 26 43 44 1 2 +5VCD
PCSEL 1 2
21 PDIORDY 27 28 R243 470 CDCSEL 45 46 C546 .1UF_X7R_0603
21 PDDACK# IRQ14 29 30 47 48
20 IRQ14 31 32 49 50

1
PDA1
21 PDA1 33 34
PDA0 PDA2 R485
21 PDA0 35 36 PDA2 21
PDCS1# PDCS3# 470 CD-ROM CONN.
21 PDCS1# 37 38 PDCS3# 21
PHDD_LED#
34 PHDD_LED# 39 40
+5VS

2
+5VS 41 42
+5VS 1 2 43 44
R244 100K

OCTEK AFH-22DC +5VCD

1
+5VS C570 C557 C568 C560

1000PF 10U_1210 1UF_25V_0805 .1UF_X5R

2
1

C293 C688 C291 C292 Place component's closely IDE CONN.


1000PF 10U_1210 1UF_25V_0805 .1UF_X5R
2

+5VS
Place component's closely IDE CONN.

1
C286 C282 C283 C287

1000PF 10U_1210 1UF_25V_0805 .1UF_X5R

2
Place component's closely FDD CONN.

+5VS
JP5
26 26
INDEX# 25
31 INDEX# 25
24 24
DRV0# 23
31,34 DRV0# 23
22 22
DSKCHG# 21
31 DSKCHG# 21
20 20
19 19
18 18
MTR0# 17
31 MTR0# 17
16 16
FDD IR# 15
31 FDDIR# 3MODE# 15
31 3MODE# 14 14
STEP# 13
31 STEP# 13
12 12
WDATA# 11
31 WDATA# 11
10 10
WGATE# 9
31 WGATE# 9
8 8
TRACK0# 7
31 TRACK0# 7
6 6
WP# 5
31 WP# 5
4 4
RDATA# 3
+5VS 31 RDATA# 3
2 2
RP122 HDSEL# 1
RP121 31 HDSEL# 1
8 1 FDD IR#
7 2 MTR0# TRACK0# 6 5 +5VS
6 3 DSKCHG# WGATE# 7 4 WP# 85201-2605
5 4 INDEX# WDATA# 8 3 RDATA#
STEP# 9 2 HDSEL#
8P4R_1K 10 1
+5VS Compal Electronics, Inc
1 2 DRV0#
R236 1K 10P8R_1K Title
IDE/ FDD MODULE CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 29 of 45
+USB_VCCA +USB_VCCC
F4 F3

+5V +5V

1
C284 + C1 +
POLYSWITCH_0.75A POLYSWITCH_0.75A

1
C661 C331
R528 .1UF_X5R 150UF_E R294 .1UF_X5R 150UF_E

2
470K USB_AGND 470K USB_CGND

2
21 OVCUR#0 21 OVCUR#3

1
C620 R527 C335 R301

2
1000PF 560K 1000PF 560K

2
JP19
L49 L6
0_0805 1 0_0805
USB0_D- 1 2 USB3_D- 1 2
21 USB0_D- 2 21 USB3_D-
USB0_D+ 1 2 USB3_D+ 1 2
21 USB0_D+ 3 21 USB3_D+
L48 L5
0_0805 4 0_0805
SUYIN USB Connector 2551A-0411

1
1

1
L50 L8
CHB4516G750_1806 C285 CHB4516G750_1806 C7
4516 4516

2
.1UF_X5R .1UF_X5R

+USB_VCCB
F1

+5V

1
C2 +
POLYSWITCH_0.75A

1
C14
R276 .1UF_X5R 150UF_E

2
470K USB_BGND

2
21 OVCUR#1

1
C326 R278

2
1000PF 560K JP12

2
1
2
3
L4 4
0_0805 5
USB1_D- 1 2
21 USB1_D- 6
USB1_D+ 1 2
21 USB1_D+ 7
L3
0_0805 8
SUYIN 2553A-08G1T-D

1
L7
CHB4516G750_1806 C6
4516

2
.1UF_X5R

Compal Electronics, Inc


Title
USB & FIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 30 of 45
A B C D E

SUPER I/O SMsC FDC47N227


1 1

LAD[0..3]
21,33 LAD[0..3]
U14
LAD0 20 68 LPD0
LAD1 LAD0 PD0/INDEX# LPD1
21 LAD1 PD1/TRK0 69
LAD2 22 70 LPD2 LPD[0..7]
LAD2 PD2/WRTPRT# LPD[0..7] 32
LAD3 23 71 LPD3
LAD3 PD3/RDATA# LPD4
PD4/DSKCHG# 72
24 73 LPD5
21,33 LFRAME# LFRAME# PD5
25 74 LPD6
21 LDRQ#1 LDRQ# PD6/MTR0#
75 LPD7
PCIRST# PD7
6,13,20,23,24,25,26,27,33 PCIRST# 26 PCIRST#
27 79 LPTBUSY
21 SUS_STAT# LPCPD# BUSY/MTR1# LPTBUSY 32
78 LPTPE
PE/WDATA# LPTSLCT LPTPE 32
+3VS 1 2 50 GPIO12/IO_SMI# SLCT/WGATE# 77 LPTSLCT 32
R247 10K 1 2 17 81 LPTERR#
R258 10K IO_PME# ERROR#/HDSEL# LPTACK# LPTERR# 32
20,23,33 SIRQ 30 SIRQ ACK#/DS1# 80 LPTACK# 32
21,23,25,27,33 CLKRUN# 28 CLKRUN# INIT#/DIR# 66 INIT# 32
CLK_PCI_SIO 29 82 RP41 +3VS RP42 +3VS
12 CLK_PCI_SIO PCICLK AUTOFD#/DRVDEN0# LPTAFD# 32
STROBE#/DS0# 83 LPTSTB# 32
CLK_SIO14 19 67 DCD#1 1 8 CTS#2 1 8
12 CLK_14M_SIO CLK14 SLCTIN#/STEP# SLCTIN# 32
RI#1 2 7 DSR#2 2 7
48 100 CTS#1 3 6 DCD#2 3 6
15,19 PID0 GPIO10 DTR2#
54 99 CTS#2 DSR#1 4 5 RI#2 4 5
15,19 PID1 GPIO15 CTS2#
2 55 98 2
15,19 PID2 GPIO16 RTS2#
56 97 DSR#2 8P4R_4.7K 8P4R_4.7K
15,19 PID3 GPIO17 DSR2#
57 GPIO20 TXD2 96
58 GPIO21 RXD2 95 1 2
59 94 DCD#2 R255 1K +5V
GPIO22 DCD2# RI#2
6 GPIO24 RI2# 92
32 GPIO30 JP21
33 89 DTR#1
GPIO31 DTR1# CTS#1
34 GPIO32 CTS1# 88 1 1
35 87 RTS#1 2
GPIO33 RTS1# DSR#1 RXD1 2
36 GPIO34 DSR1# 86 3 3
37 85 TXD1 TXD1 4
GPIO35 TXD1 RXD1 DSR#1 4
38 GPIO36 RXD1 84 1 2 5 5
39 91 DCD#1 R251 1K RTS#1 6
GPIO37 DCD1# RI#1 CTS#1 6
40 GPIO40 RI1# 90 7 7
41 DTR#1 8
GPIO41 RI#1 8
42 GPIO42 IRMODE/IRRX3 63 IRMODE 35 9 9
43 61 DCD#1 10
GPIO43 IRRX2 IRRX 35 10
44 GPIO44 IRTX2 62 IRTXOUT 35
45 GPIO45
46 16 RDATA# @96212-1011S
GPIO46 RDATA# RDATA# 29
47 10 WDATA#
GPIO47 WDATA# WDATA# 29
11 WGATE#
WGATE# WGATE# 29
1 2 51 12 HDSEL#
GPIO13/IRQIN1 HDSEL# HDSEL# 29
R242 10K 52 8 FDD IR#
GPIO14/IRQIN2 DIR# FDDIR# 29
1 2 64 9 STEP#
GPIO23/FDC_PP STEP# STEP# 29
R241 10K 5 DRV0#
DS0# DRV0# 29,34
18 13 INDEX#
+3VS VTR INDEX# INDEX# 29
4 DSKCHG#
3 DSKCHG# DSKCHG# 29 3
53 15 WP#
VCC WRTPRT# WP# 29
65 14 TRACK0#
VCC TRK0# TRACK0# 29
93 3 MTR0#
VCC MTR0# MTR0# 29
DRVDEN0 1 3MODE# 29
1

C300 C295 C294 C298 7 VSS


31 VSS DRVDEN1 2 2 1 +5VS
4.7UF_10V_0805 .1UF_X5R .1UF_X5R .1UF_X5R 60 R257 10K
2

10V VSS
76 VSS GPIO11/SYSOPT 49 1 2
R248 1K

SMsC LPC47N227 Base I/O Address


* 0 = 02Eh
1 = 04Eh

CLK_14M_SIO CLK_PCI_SIO
2

R259 R256
10 @33
2 1

2 1

C301 C299
4 4
1

15PF @22PF

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND LPC SUPER I/O SMSC FDC47N227
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 31 of 45
A B C D E
+12VALW

FAN CONN.

1
+5VALW
R275

3.6K

1
C C344

2
2 Q29 D16
B 2SC2411K 10UF_1206

2
1

1
+5VALW C325 E

3
C330 D18 1SS355

2
1 2 .1UF_X5R FAN1

2
.1UF_X5R C332 .1UF_X5R 1N4148 JP13

1
1
1

5
VCC U15 D17
EN_DFAN 1N4148 2
33 EN_DFAN 1 3
4 Q31
1 2 3 2SA1036K 53398-0310-FAN

2
R273
13K_1%_0603 VEE LMV321_SOT23-5

2
1 2 33 FAN_SPEED 2 1 +3VS
R286 R279 10K
7.32K_1%_0603

+5V_PRN

AFD#/3M#
F D0
PARALLEL PORT
LPTERR#
F D1

+5V_PRN
10
9
8
7
6

CP4
RP44 AFD#/3M# 1 8
10P8R-2.7K D11 F D0 2 7
2 1 LPTERR# 3 6
+5VS F D1 4 5
RB420D
R263 8P4C-220PF
2.2K C311 CP1
1
2
3
4
5

220PF LPTSLCT 4 5
+5V_PRN R262 LPTPE 3 6
LPTSTB# LPTBUSY 2 7
F D3 31 LPTSTB# LPTACK# 1 8
LPTSLCTIN# AFD#/3M# 33
F D2 8P4C-220PF
LPTINIT# R261 1 CP3
R267 14 LPTINIT# 1 8
31 LPTAFD# F D0 F D2
33 33 2 2 7
1 2 LPTINIT# LPTERR# 15 LPTSLCTIN# 3 6
31 INIT# 31 LPTERR# F D1 F D3
3 4 5
+5V_PRN R266 LPTINIT# 16
1 33 2 LPTSLCTIN# F D2 4 8P4C-220PF
LPTACK# 31 SLCTIN# LPTSLCTIN# 17 CP2
LPTBUSY F D3 5 F D4 1 8
LPTPE 18 F D5 2 7
LPTSLCT F D4 6 F D6 3 6
19 F D7 4 5
F D5 7
8P4C-220PF
10

20
9
8
7
6

RP46 F D6 8
RP43 LPD0 8 1 F D0 21 JP8
10P8R-2.7K LPD1 7 2 F D1 F D7 9
LPD2 F D2 LPTCN-25
6 3 22
LPD3 5 4 F D3 LPTACK# 10
31 LPTACK#
23
8P4R-68 RP45 LPTBUSY 11
31 LPTBUSY
LPD4 8 1 F D4 24
1
2
3
4
5

LPD5 7 2 F D5 LPTPE 12
LPD6 F D6 31 LPTPE
+5V_PRN 6 3 25
LPD7 5 4 F D7 LPTSLCT 13
F D7 31 LPTSLCT
F D6 8P4R-68
F D5
F D4
LPD[0..7]
31 LPD[0..7] Compal Electronics, Inc.
Title
PARALLEL PORT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 32 of 45
5 4 3 2 1

+3VALW
+3VALW 51AVCC +RTCVCC KBA[0..18] 51AVCC +3VALW
34 KBA[0..18] ADB[0..7] +RTCVCC L46
+3VS 34 ADB[0..7]
1 2
1

1
C544 C563 C536 C530 C504 C516 C559 CHB1608U800

1
C534 C501

123
136
157
166

161
.1UF_X5R .1UF_X5R .1UF_X5R .1UF_X5R 1000PF 1000PF .1UF_X5R

16

34
45

95
2

2
U40 .1UF_X5R .1UF_X5R

2
ECAGND

VBAT
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VDD

AVCC
124 KBA0
INVT_PWM IOPH0/A0/ENV0 KBA1
19 INVT_PWM 32 IOPA0/PWM0 IOPH1/A1/ENV1 125
+3VS 33 126 KBA2
35 BEEP# IOPA1/PWM1 IOPH2/A2/BADDR0
For PWM EN_DFAN 36 127 KBA3
IOPA2/PWM2 IOPH3/A3/BADDR1 KBA4
D 40 ACOFF 37 IOPA3/PWM3 IOPH4/A4/TRIS 128 D
38 131 KBA5
2 21 BATTLOW# IOPA4/PWM4 IOPH5/A5/SHBM
2
39 132 KBA6
36 ECON IOPA5/PWM5 IOPH6/A6
R499 R498 40 133 KBA7
21 EC_LID_OUT# IOPA6/PWM6 IOPH7/A7
10K 10K PCM_SUSP# 43 IOPA7/PWM7 KBA8
IOPK0/A8 143
D29 EC_URXD/KSO16153 142 KBA9
10 EC_URXD/KSO16
1

G20 EC_UTXD/SKO17 154 IOPB0/URXD IOPK1/A9 KBA10


20 GATEA20 2 1 10,35 EC_UTXD/KSO17 IOPB1/UTXD IOPK2/A10 135
EC_USCLK 162 134 KBA11
10 EN_USCLK IOPB2/USCLK IOPK3/A11
RB751V EC_SMC1 163 130 KBA12
34,43 EC_SMC1 IOPB3/SCL1 IOPK4/A12
EC_SMD1 164 129 KBA13
34,43 EC_SMD1 IOPB4/SDA1 IOPK5/A13/BE0
D30 165 121 KBA14
6,13,20,23,24,25,26,27,31 PCIRST# IOPB7/RING#/PFAIL# IOPK6/A14/BE1
2 1 RCL# 120 KBA15
20 RC# IOPK7/A15/CBRD
21 PBTN_OUT# 168 IOPC0
RB751V EC_SMC2 169 113 KBA16
4,28 EC_SMC2 IOPC1/SCL2 IOPL0/A16
EC_SMD2 170 112 KBA17
4,28 EC_SMD2 IOPC2/SDA2 IOPL1/A17
+3VALW 171 104 KBA18
32 FAN_SPEED IOPC3/TA1 IOPL2/A18
PME# 172 103 KBA19
ATF_INT# IOPC4/TB1/EXWINT22 IOPL3/A19
** 21 ATF_INT# 175 IOPC5/TA2 IOPL4/WR1# 48 FSTCHG 40
1

MP3# 176 IOPC6/TB2/EXWINT23


R431 1 138 ADB0
10K IOPC7/CLKOUT IOPI0/D0 ADB1
IOPI1/D1 139
PACIN 26 140 ADB2
39,40,41 PACIN IOPD0/RI1#/EXWINT20 IOPI2/D2 +5VS
R_RING# 29 141 ADB3
2

IOPD1/RI2#/EXWINT21 IOPI3/D3 ADB4


23,25,26,27 1394_PME# 21 SLP_S3# 30 IOPD2/EXWINT24 IOPI4/D4 144
SCR_LED# 41 145 ADB5
23,25,26,27 PCM_PME# IOPD4 IOPI5/D5
42 146 ADB6 TP_CLK 2 1
23,25,26,27 WLANPME# 35 NUM_LED# IOPD5 IOPI6/D6
PME# 54 147 ADB7 R402 10K
23,25,26,27 LAN_PME# 35 CAPS_LED# IOPD6 IOPI7/D7
55 TP_DATA 2 1
35 ARROW_LED# IOPD7
C 150 R401 10K C
IOPJ0/RD# FRD# 34
ECSMI# 62 151
21 ECSMI# IOPJ2/BST0 IOPJ1/WR0# FWR# 34
RING# 1 2 R_RING# VGA_SUSP# 63
23 RING# IOPJ3/BST1
R494 @0 69 152 SELIO# RP84
G_RST# IOPJ4/BST2 SELIO# SELIO# 34
PS2_DATA
+3V 1 2 21 EC_RIOUT# 70 IOPJ5/PFS# 1 8
R493 10K 75 173 PS2_CLK 2 7
A/B#USE IOPJ6/PLI SEL0# FSEL# 34
KBD_DATA
76 IOPJ7/BRKL_RSTO# SEL1# 174 3 6
KBD_CLK 4 5
BATT_TEMPA 81 148 SYSON
43 BATT_TEMPA AD0 IOPM0/D8 SYSON 37,42
ECAGND 1 2 BATT_TEMPA BATT_TEMPB 82 149 SUSP# 8P4R-10K
AD1 IOPM1/D9 SUSP# 28,36,37,42
C519 .01UF 83 155 VR_ON
40 BATT_OVP AD2 IOPM2/D10 VR_ON 44 **
VBATTB 84 AD3 IOPM3/D11 156 TRICKLE
3 RSMRST#
IOPM4/D12 RSMRST# 21,22,36 +3VALW
43 ALI/MH# 87 IOPE0AD4 IOPM5/D13 4
2 1 BLI/MH# 88 IOPE1/AD5 IOPM6/D14 27 ENVEE 14,19
C500 0.22UF_0603 BATT_CHGI 89 28 ENBKL
IOPE2/AD6 IOPM7/D15 ENBKL 19
1 2 90 KBA1 1 2
40 ADP_I IOPE3/AD7
R400 1M 2 110 KBD_CLK R407 1K
21,36 ON/OFF IOPE4/SWIN PSCLK1/IOPF0 KBD_CLK 36
44 111 KBD_DATA KBA2
21 SLP_S5# IOPE5/EXWINT40 PSDAT1/IOPF1 KBD_DATA 36
114 PS2_CLK R406 @1K
PSCLK2/IOPF2 PS2_CLK 36
AD_BID0 93 115 PS2_DATA KBA3 1 2
DP/AD8 PSDAT2/IOPF3 PS2_DATA 36
AD_BID1 94 116 TP_CLK R396 1K
DN/AD9 PSCLK3/IOPF4 TP_CLK 35
117 TP_DATA KBA5
PSDAT3/IOPF5 TP_DATA 35
99 118 LID_SW# R405 1K
19 DAC_BRIG DA0 PSCLK4/IOPF6 LID_SW# 36
VOL_AMP 100 119 MODE# LID_SW# 1 2
DA1 PSDAT4/IOPF7 MODE# 35
101 R399 10K
40 IREF DA2
102 71 KSI0 MODE# 1 2
32 EN_DFAN DA3 KBSIN0 KSI0 35,36
72 KSI1 R398 10K
KBSIN1 KSI1 35
105 73 KSI2 RSMRST# 1 2
B TINT# KBSIN2 KSI2 35 B
106 74 KSI3 R487 10K
TCK KBSIN3 KSI3 35
107 TDO KBSIN4 77
108 TDI KBSIN5 78
109 TMS KBSIN6 79 KSO0 36
KBSIN7 80
J3
LAD[0..3] 49 KSO0 2 1 KSI0
+5VALW 21,31 LAD[0..3] KBSOUT0
LAD0 15 50 I/O Address
LAD1 LAD0 KBSOUT1 @JOPEN
14 LAD1 KBSOUT2 51
1 2 EC_SMC2 LAD2 13 LAD2 KBSOUT3 52 BADDR1(KBA3) BADDR0(KBA2) Index Data
R429 4.7K LAD3 10 53
LAD3 KBSOUT4
1 2 EC_SMD2 KBSOUT5 56 0 0 2E 2F
R480 4.7K 9 57
21,31 LFRAME# LFRAME# KBSOUT6
21 LDRQ#0 1 2 8 LDRQ# KBSOUT7 58 0 1 4E 4F
+3VALW R489 @0 7 59
20,23,31 SIRQ SERIRQ KBSOUT8
KBSOUT9 60 * 1 0 (HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1
1 2 ECRST# ECRST# 19 LREST# KBSOUT10 61
R491 4.7K 22 64 1 1 Reserved
SMI# KBSOUT11
23 PWUREQ# KBSOUT12 65
24 IOPE6/LPCPD#/EXWIN45 KBSOUT13 66
R422
21,23,25,27,31 CLKRUN# 25 IOPE7/CLKRUN#/EXWINT46 KBSOUT14 67
+3VALW +3VALW 68 C RY1 1 2 C RY2 ENV0 (KBA0) ENV1 (KBA1) TRIS (KBA4)
ECSCI# 31 KBSOUT15
21 ECSCI# IOPD3/ECSCI#

2
G20 5 158 C RY1 20M_0603 IRE 0 0 0
GA20/IOPB5 32KX1/32KCLKOUT
1

RCL# 6 R424 * OBD 0 1 0


R395 R403 KBRST#/IOPB6 C RY2 510K
32KX2 160 DEV 1 0 0
Ra Rc 12 CLK_PCI_EC 18 LCLK
PROG 1 1 0
AGND
GND1
GND2
GND3
GND4
GND5
GND6
GND7

NC10

100K 100K 47 X3
NC1
NC2
NC3
NC4
NC5
NC6
NC7
NC8
NC9

1
CLK
SHBM(KBA5)=1: Enable shared memory with host BIOS
2

A A
AD_BID0 AD_BID1 TRIS(KBA4)=1: While in IRE and OBD, float all the

1
1 2 1 2 PC97591VPC 32.768KHZ signals for clip-on ISE use
17
35
46
122
137
159
167

96

11
12
20
21
85
86
91
92
97
98
1

C572 R490 C525 C529


1

R397 C506 R408 C508 @22PF @33 2 10PF 12PF

2
Rb Rd L45
47K .1UF_X5R 0 .1UF_X5R ECAGND 1 2
Compal Electronics, Inc.
2

CHB1608U800
2

Title
EC PC87591
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND
Analog Board ID definition, Please see page 2. PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B LA1432 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 33 of 45
5 4 3 2 1
+3VALW
C518 +5VALW
C490
1 2
1 2
.1UF_X5R
.1UF_X5R

20
U36

20
2 1 2 18 ADB0 U35

VCC
R420 10K 1A1 1Y1 ADB1 +3VALW ADB0
2 1 4 16 3 2

VCC
1A2 1Y2 D0 Q0 PWR_SUP_LED# 35
R421 10K 6 14 ADB2 RP2 +3VALW ADB1 4 5
28 CD_INTA# 1A3 1Y3 C205 D1 Q1 MDC_DN# 35
PCM_LED 8 12 ADB3 ADB2 7 6
1A4 1Y4 D2 Q2 WLKB 36
11 9 ADB4 DD 1 8 1 2 ADB3 8 9
29 SHDD_LED# 2A1 2Y1 D3 Q3 WL_OFF# 27
13 7 ADB5 AA 2 7 ADB4 13 12
29 PHDD_LED# 2A2 2Y2 D4 Q4
15 5 ADB6 BB 3 6 .1UF_X5R ADB5 14 15
29,31 DRV0# 2A3 2Y3 U6B D5 Q5 CD_PLAY 28
ADB7 CC ADB6

14
2 1 17 2A4 2Y4 3 4 5 17 D6 Q6 16 HDD_LED# 35
R412 10K 74LVC32 ADB7 18 D7 Q7 19 CD_FDD_LED# 35
+3VALW 1 8P4R_100K KBA2 4

GND
1G AA
19 6 11

GND
U6C 2G SELIO# LARST# CLK

14
5 1 CLR
74LVC32 74LVC244

10
KBA1 9 74HCT273

10
8 CC
SELIO# 10
33 SELIO# R411 C511

+5VALW 1 2 1 2

7
20K 1UF_25V_0805
1

R417

100K ** No stuff R8 when stuff OZ168


D28 +5VALW
2

C485
23 PCM1_LED 1
3 PCM_LED +3VALW 1 2

1
C207
23 PCM2_LED 2
R109 1 2 .1UF_X5R

20
DAN202U @100K .1UF_X5R U5

20
U8 ADB0 3 2

VCC
PWR_LED# 35
2

ADB0 ADB1 D0 Q0
2 1 2 18 4 5

VCC
1A1 1Y1 D1 Q1 CDON_LED# 35
R122 10K 2 1 4 16 ADB1 ADB2 7 6
1A2 1Y2 D2 Q2 MP3_LED# 35
2 1 R123 10K 6 1A3 1Y3 14 ADB2 ADB3 8 D3 Q3 9 BATT_LOW_LED# 35
R124 10K 2 1 8 12 ADB3 +3VALW ADB4 13 12
R125 10K 1A4 1Y4 ADB4 ADB5 D4 Q4
28 MEDIA_DETECT 11 2A1 2Y1 9 U6A 14 D5 Q5 15
ADB5 ADB6

14
2 1 13 2A2 2Y2 7 17 D6 Q6 16 PCMRST# 24
R111 10K 2 ADB6 74LVC32 ADB7
1 15 2A3 2Y3 5 18 D7 Q7 19 BATT_CHGI_LED# 35
R110 10K 17 3 ADB7 KBA4 1
27,35 KILL_SW# 2A4 2Y4
3 BB 11

GND
+3VALW SELIO# LARST# CLK
1 2 1
GND

1G CLR
U6D 19 2G 74HCT273
14

10
74LVC32 74LVC244
10

KBA3 12
11 DD
SELIO# 13
7

+5VALW
+3VALW +3VALW
+5VALW +5VALW +5VALW

1
C533

1
R410
1 2 1 2 R423

1
C493 R404 1 2 100K
+3VS
.1UF_X5R 100K R481 R482 .1UF_X5R
10K

2
G
U38

2
5
Q47 4.7K 4.7K 8 VCC 1

2
A0
2 1 3 7 WC 2

2
FWE# FLASH# 21 A1

S
4 33,43 EC_SMC1 6 SCL A2 3
1 2N7002 5 SDA 4
FWR# 33 33,43 EC_SMD1 GND
U33
7SH32FU NM24C16

1
R428
100K

2
1 2 +5VALW
R374 @0 1 2
C453 .1UF_X5R U29
1 2 +3VALW
C450 R373 0 U28
1 2 FLASH_VCC KBA11 1 32 FR D#
U27 KBA18 KBA9 A11 OE# KBA10
1 NC VCC 32 FLASH_VCC 2 A9 A10 31
.1UF_X5R KBA16 2 31 FWE# KBA8 3 30 FSEL#
KBA11 FR D# KBA15 A16 WE* KBA17 KBA13 A8 CE# ADB7
1 A11 OE# 32 FRD# 33 3 A15 A17 30 4 A13 DQ7 29
KBA9 2 31 KBA10 KBA12 4 29 KBA14 KBA14 5 28 ADB6
KBA8 A9 A10 FSEL# KBA7 A12 A14 KBA13 KBA17 A14 DQ6 ADB5
3 A8 CE# 30 FSEL# 33 5 A7 A13 28 6 A17 DQ5 27
KBA13 4 29 ADB7 KBA6 6 27 KBA8 FWE# 7 26 ADB4
KBA14 A13 DQ7 ADB6 KBA5 A6 A8 KBA9 WE# DQ4 ADB3
5 A14 DQ6 28 7 A5 A9 26 FLASH_VCC 8 VCC DQ3 25
KBA17 6 27 ADB5 KBA4 8 25 KBA11 KBA18 9 24
FWE# A17 DQ5 ADB4 KBA3 A4 A11 FR D# KBA16 A18 VSS ADB2
7 WE# DQ4 26 9 A3 OE* 24 10 A16 DQ2 23
8 25 ADB3 KBA2 10 23 KBA10 KBA15 11 22 ADB1
KBA18 VCC DQ3 KBA1 A2 A10 FSEL# KBA12 A15 DQ1 ADB0
9 A18 VSS 24 11 A1 CE* 22 12 A12 DQ0 21
KBA16 10 23 ADB2 KBA0 12 21 ADB7 KBA7 13 20 KBA0
KBA15 A16 DQ2 ADB1 ADB0 A0 DQ7 ADB6 KBA6 A7 A0 KBA1
11 A15 DQ1 22 13 DQ0 DQ6 20 14 A6 A1 19
KBA12 12 21 ADB0 ADB1 14 19 ADB5 KBA5 15 18 KBA2
KBA7 A12 DQ0 KBA0 ADB2 DQ1 DQ5 ADB4 KBA4 A5 A2 KBA3
13 A7 A0 20 15 DQ2 DQ4 18 16 A4 A3 17
KBA6 14 19 KBA1 16 17 ADB3
KBA5 15
A6
A5
A1
A2 18 KBA2 VSS DQ3 Compal Electronics, Inc
KBA4 16 17 KBA3 @29F040_TSOP
A4 A3 Title
29F040/SST39VF040_PLCC
BIOS & EXT. I/O PORT
@SST39VF040_TSOP
KBA[0..18] THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
33 KBA[0..18] Size Document Number Rev
ADB[0..7] AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
33 ADB[0..7] DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 34 of 45
5 4 3 2 1

+5VALW +5VALW +5VALW +5VALW

JP6

3
Q9 Q15 Q17 Q13 1
E E E E 1
47K DTA114YKA 47K DTA114YKA 47K DTA114YKA 47K DTA114YKA 2 2
B B B B TP_CLK 3
33 TP_CLK 3
2 2 2 2 TP_DATA 4
34 CD_FDD_LED# 34 HDD_LED# 34 PWR_LED# 34 PWR_SUP_LED# 33 TP_DATA 4
10K 10K 10K 10K 5 5
C C C C 6
+5VS 6
10,33 EC_UTXD/KSO17 7 7
MODE# 8
33 MODE#

1
R_CD_FDD_LED# R_HDD_LED# R_PWR_LED# R_PWR_SUP_LED# MP3_FRDBTN# 8
D 33 KSI3 9 9 D
MP3_REVBTN# 10
33 KSI2 10
R_CDON_LED# 11
+5VALW +5VALW +5VALW R_MP3_LED# 11
12 12
ACIN_LED 13
R_PWR_LED# 13
14 14
3

3
R_PWR_SUP_LED# 15
Q16 Q10 Q18 15
+5VALW 16 16
E E E R_BATT_CHGI_LED# 17
47K DTA114YKA 47K DTA114YKA 47K DTA114YKA 17
B B B R_BATT_LOW_LED# 18
R_HDD_LED# 18
34 BATT_LOW_LED# 2 34 BATT_CHGI_LED# 2 34 MP3_LED# 2 19 19
10K 10K 10K WIRELESS_LED# 20
C C C R_CD_FDD_LED# 20
21 21
22 22
23
1

1
R_BATT_LOW_LED# R_BATT_CHGI_LED# R_MP3_LED# ECON# 23
36,39 ECON# 24 24
MP3_STOPBTN# 25
33 KSI1 25
MP3_PLAYBTN# 26
+5VALW 33,36 KSI0 26
WIRELESS_LED# ACIN_LED 85201-2605
3

Q11
E
47K DTA114YKA

1
B D D
2 2 Q14 2 Q12
34 CDON_LED# 27 RF_OFF# 21,36,39 ACIN
10K G G
C 2N7002 2N7002
S S

3
JP3
C C
29 CD_AGND
1

R_CDON_LED# 1
29 INT_CD_L 2
29 INT_CD_R 3
4
+3VS +3VS +3VS 28 DM_ON 5
MONO_IN_R 6
7
8
3

3
MD_SPK
Q54 Q55 Q56 9
E DTA114YKA E DTA114YKA E DTA114YKA MD_MIC 10
47K 47K 47K 11
B B B
IAC_RST# 12
33 NUM_LED# 2 33 CAPS_LED# 2 33 ARROW_LED# 2 21 IAC_RST# 13
10K 10K 10K I AC_SYNC
C C C 21 IAC_SYNC 14
IAC_SDATAO
21 IAC_SDATAO 15
21 IAC_SDATAI0 16
IAC_BITCLK
21 IAC_BITCLK
1

1
17
+5VS 18
19
1

1
31 IRRX 20
R535 R536 R537
31 IRTXOUT 21
120_0603 120_0603 120_0603
31 IRMODE 22
+3VS 23
2

2
24
25
27,34 KILL_SW# 26
R_NUM_LED# 36 R_CAPS_LED# 36 R_ARROW_LED# 36 +3V 27
+5VCD 28
B 29 B
+3V +3V 30
Aces 85201-3005
C258
33 BEEP#
1

1 2
R226
100K .1UF_X5R
14
4

U12A
C251 R228
2

5 6 1 2 1 2 1 2 1 2
R225 8.2K
560
74LVC14 1UF_10V_0603 JP15
1

+3VALW POWER C250 MD_MIC


+3V POWER MDC_DN# 34
7

U11B 1 2 MD_SPK
74LVC125 .22UF_0603 3 4
2

5 6
7 8 +5VS_MDC 1
9 10 2 +5VS
L44 CHB1608U121
C253 11 12
R227 13 14
23 PCM_SPK# 1 2 1 2 15 16 1 2 +3VS
R84 10K
+3V
1UF_10V_0603 560 L43 CHB1608U121 17 18
+3V 19 20
+3VS 1 2 +3VS_MDC 21 22
I AC_SYNC
IAC_SDATAO R85 1 2 @22
IAC_RST# 23 24
14

25 26 1 2 IAC_SDATAI1 21
U12B R86 22
C252 27 28 IAC_BITCLK
R229 29 30
3 4 1 2 1 2 MONO_IN_R
21 SPKR
A 560 AMP 108-5424 A
1

74LVC14 1UF_10V_0603 +3V +3VS_MDC +5VS_MDC


+3V POWER R230
7

10K D9
1

RB751V 1
C456 C455 C457
Compal Electronics, Inc.
2

1UF_0805 1UF_0805 1UF_0805


Title
Switchs & Connectors
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 35 of 45
5 4 3 2 1
5 4 3 2 1

J4
2 1 J8 Close to connector of SO-DIMM on bottom side.
@JOPEN
Q_KB_DOCK# +5VALW_RX JP7 +5VS
J1 J6 Close to connector of

2
2 1 Receiver board on top side. 2 1
Q41 RF_DATA

100K
4 3 R_NUM_LED# 35
DTC115EK @JOPEN

100K
33 KBD_CLK 6 5 R_CAPS_LED# 35
Power Button 33 KBD_DATA 8 7 ACIN 21,35,39
RTCVREF 2 1 1 3 33 PS2_CLK 10 9 R_ARROW_LED# 35
R376 470K 12 11 Q_KB_SYNC#/RF_OFF# 1 2
33 PS2_DATA +5VALW
2 1 SUSP# 14 13 WL_ON/OFFBTN# R253 100K
+3VALW 28,33,37,42 SUSP#

2
D D21 R378 100K 16 15 D

1
1 ON/OFF
ON/OFF 21,33
KBD_ON/OFFBTN# 3 1 ON/OFFBTN# 3
Q40 2N7002 2 ECON# ACES 88018-1600
ECON# 35,39
WL_ON/OFFBTN# 2 1 +5VALW_RX 100K
R254 10K DAN202U 2 SUSP#
2

Q26
100K

+5VALW_RX 100K DTC115EK


100K

3
3 1 2 1 KB_SYNC#/RF_OFF#
R250 100K JP24

1
Q23 ON/OFFBTN# +5VALW
D26 1

1
DTC115EK C476

1
2

1
3 1 C477 1 2
C Q44 33 KSO0 3 U30
Q21 2N7002 .1UF_X5R

2
RLZ20A 33,35 KSI0

2
1000PF 4 Q_KB_DOCK# 1 14

2
R_RF_DATA OE1# VCC Q_KB_DOCK#
@ACES 85205-0400 2 13
22K RF_DATA 1A OE4#
+3VALW 1 2 1 2 2 3 1B 4A 12 SUSP 37
R379 4.7K B 4 11 KB_SUSP
R375 E KB_SYNC#/RF_OFF# OE2# 4B
5 2A OE3# 10
ECON 33K 22K R_KB_SYNC#/RF_OFF# 6 9
33 ECON 2B 3A
DTC124EK 7 8

3
GND 3B
D1
FST3125
2
G
S 2N7002
3

Q38 +5VALW +5VALW


C C
+5VALW
3

1
S C491
G
2 Q58 R389 R388 1 2
34 WLKB
Ra .1UF_X5R
2N7002

5
D RSMRST#
21,22,33 RSMRST#
1

10K 100K

2
1 2 2 4 Q_KB_DOCK# Q25
R393 1K SI2301DS
1

2
+5VALW D23 U34
Rb +5VALW_RX 3 1 +5VALW
R539 DAN202U C492

1
1 RX_LDO_OFF# 1UF_X7R_0805 NC7SZ14M5X

2
2

3 Ca C297

2
100K
D24 1K 2 KB_DOCK# 2 1UF_10V_0603 2 1 1 3
2

2
R252 10K Q20
DAN217
1

+5V_KBD DTC115EK

100K
100K
0.58(Ra+Rb)Ca <= tH->L
<=1.28(Ra+Rb)Ca U13
Q42

100K
JP2 Q45 1 8 B+
1

DTC115EK 3 OUT IN
DTC115EK 0.78RbCa <= tL->H
<=1.43RbCa 2 7
1 100K SNS FB
D_KB_DOCK 2 2 1 3 6
2 B+ SHDN TAP

1
R_RF_DATA R246 100K 4 5 C296
3 KBD_ON/OFFBTN# GND ERR#
4

1
R_KB_SYNC#/RF_OFF# 100K D 1UF_25V_1206
MIC2951

2
5 KB_SUSP
B+ 2 1 2
3

6 R245 100K G
7 GND for R_KB_SYNC#/RF_OFF#
1 2 RX_LDO_OFF# S Q22

3
8 R390 10K RTCVREF 2N7002
9
Pull High for

1
D D
B
D_KB_DOCK B
SUYIN 250012MA009S100ZX D_KB_DOCK 2 2
G G
S Q57 S Q19

3
2N7002 2N7002

D25 D22
PSOT03C
D_KB_DOCK 4 1 R_KB_SYNC#/RF_OFF#
D35
2

RSMRST# 1
R_RF_DATA 5 2 3
21,35,39 ACIN 2

1
KBD_ON/OFFBTN# 6 3 KB_SUSP R540
DAN202U

100K

2
PACDN045 Lid Switch
D27
RX_LDO_OFF# 1 SW1
3 3 1
+5VALW +5VALW 2
33 LID_SW#
2

1 2 DAN202U
+5VALW
1

R380 100K R381 C451 4 2


100K
2
B

.1UF_X5R HCH MPU-101-6DB


2
3
1

A A
E

Q_KB_DOCK# 3 1 2
1

Q39 C452 Q43


1

FMMT3904 SI2301DS
+5V_KBD
.1UF_X5R
Compal Electronics, Inc.
2

2
1

R391
C478 + 10K Title
Wireless K/B Interface
4.7UF_1206
2

10V THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B LA1432 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: 星期五, 六月 07, 2002 Sheet 36 of 45
5 4 3 2 1
A B C D E

+3V +5V
+3V 5VS_GATE

C535 R367 R521


.01UF 470_0805 470_0805
+ C427
C423 1UF_0805
10UF_1206
+1.8VALW +1.8VS Q35
+3VALW 6.3V

1
U23 U39 2N7002
8 D S 1 8 D S 1 2 SYSON# 2 SYSON#
7 D S 2 7 D S 2
1 6 3 6 D 3 Q50 1

3
D S SYSON_ALW S 2N7002
5 D G 4 +12VALW 5 D G 4
R365 100K +
C537

1
SI4800 SI4800 C541
+ C426 R364 2N7002 2 SYSON# + 4.7UF_1206 1UF_0805
C444 C532
Q33
10UF_1206 4.7UF_1206
.01UF @1M 16V

3
6.3V 16V
2

+1.5VS +1.8VS +3VS +5VS


+3VS 5VS_GATE

C522 R362 R370 R524 R529


+3VALW .01UF 470_0805 470_0805 470_0805 470_0805
+ C614
U44 C607 1UF_0805
8 1 10UF_1206
D S +2.5V +2.5VS Q34 Q37 Q52
7 2 6.3V
D S

1
U37 2N7002 2N7002 2N7002
6 D S 3
5 D G 4 8 D S 1 2 SUSP 2 SUSP 2 SUSP 2 SUSP
R523 7 2
SI4800 5VS_GATE D S Q53
+12VALW 6 3

3
D S 2N7002
5 D G 4
1

+ 100K +
C597 C527
R522 2N7002 2 SUSP SI4800 C523
10UF_1206 + 1UF_0805
C612 4.7UF_1206
6.3V .01UF C538
@1M Q51 4.7UF_1206
3

2 16V 2
2

16V

+5VALW

+5VALW +5VS
U45
8 1 R368
D S
7 D S 2 10K
6 D S 3
5 4 + C666
D G C667 1UF_0805 SYSON#
SI4800 4.7UF_1206

1
+ 16V
C609
SYSON 2
4.7UF_1206 33,42 SYSON
16V Q36

3
2N7002

5VS_GATE

C619
.01UF

3 3

+5VALW +5V
U43
8 D S 1
7 D S 2
6 D S 3
5 D G 4
+
C596
SI4800 C601
+ 4.7UF_1206 1UF_0805
C598
4.7UF_1206
16V
16V +5VALW

SYSON_ALW
R249
10K
C608
.01UF
SUSP
36 SUSP

1
SUSP# 2
28,33,36,42 SUSP#
Q24

3
2N7002
4 4

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND POWER CONTROL CKT
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 37 of 45
A B C D E
A B C D E

+3V
+5V

14
U12C

1
+3V
5 6 R232

14
74LVC14 47K U12D
R233
7

2
1 2 9 8

1
330K C259 74LVC14

7
1 .1UF_X5R 1

2
+5VS +3V +3V +3VS

t=0.51RC

1
R235
D32 R234
U11D

14

14

13
470K U12F U12E 100K 74LVC125
1N4148 D31

2
H23 H17 H18 H10 H11 13 12 11 10 1 2 12 11 SYS_PWROK 21
Fixed Position Hold Fixed Position Hold Fixed Position Hold Fan Fixed Position Hold Fan Fixed Position Hold

1
74LVC14 74LVC14
1N4148 +3VALW POWER R231

7
1
C260
10K
1UF_X7R_0805
1

2
1

1
ST1 ST2 H2 H5 ST4 ST5 ST3
StandOff 6.5X4.2 StandOff 6.5X4.2 StandOff 7.5X3.7 StandOff 7.5X3.7 StandOff 8X0X4.2 NPTH StandOff 8X0X4.2 NPTH StandOff 8X0X4.7 NPTH

2 2

RTC BATT
1

1
H6 H7 H14 H15
CPU SCREW 8x4.5 CPU SCREW 8x4.5 CPU SCREW 8x4.5 CPU SCREW 8x4.5
- BATT1 +
2 1 +RTCBATT

RTCBATT

1
1

D33
HSM1265
+RTCVCC
H8 H16 H9

2
SCREW 8x2.8 SCREW 8x2.8 SCREW 8x2.8

CHGRTC

C671
.1UF_X5R
1

3 3

H24 H13 H27 H28


SCREW 8x2.9 SCREW 8.5x3.0 SCREW 8.5x3.0 SCREW 8.5x3.0
CF3 CF9 CF13 CF1 CF2 CF4 CF19 CF12 CF11 CF20 CF27 CF28 CF7 CF8
SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80
1

1
1

CF5 CF6 CF23 CF26 CF14 CF16 CF17 CF10 CF22 CF25 CF21 CF24 CF18 CF15
SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80 SMD40M80

H3 H19 H12
SCREW 8.5X2.9 SCREW 8.5X2.9 SCREW 8.5X2.8
1

1
FD5 FD2 FD6 FD3 FD4 FD1
FIDUCAL FIDUCAL FIDUCAL FIDUCAL FIDUCAL FIDUCAL
1

1
H26 H1 H25 H4 H22 H21 H20
SCREW 8.5X3.0 SCREW 8.5X3.0 SCREW 8.5X3.0 SCREW 8.5X3.0 SCREW 8.5X3.0 SCREW 8.5X3.0 SCREW 8.5X3.0
4 4
PAD1 PAD10 PAD11 PAD12

1 1 1 1

EMI PAD-4.5X3.2 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2 EMI PAD-4.5X3.2 Compal Electronics, Inc.
1

Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND RESET
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 38 of 45
A B C D E
A B C D

VS
VIN PR1
1M_1%
1 2

1
1
PL1 VIN VS PR2
PF1 CHC4532U800_1812 PR3 PR4
7A 24V UL/CSA FAST 1206 84.5K_1% 10K 1K
PCN1 1 2 PU1A 1 2

2
PR5 ACIN 21,35,36
1

8
4 1 22K LM393M
1 1 2 3 + 1

1
1 PACIN
PACIN 33,40,41
3 2 2 -

1
3 PD1

1
2 EC10QS04 PC5 PR6 PC6

4
PC1 PC2 PC3 PC4 1000PF_50V 20K_1% 0.1UF_50V PZD1 PR7

2
2DC-S107B200 1000PF_50V 100PF_50V 1000PF_50V 100PF_50V RLZ4.3B 10K
Vin Detector

2
2

2
2 1 RTCVREF High 18.764 17.901 17.063
PR8
10K 3.3V Low 17.745 16.903 16.038

VIN

2
PD2
1N4148 PR9
1K_1206
PD3

1
RB751V 1 2
BATT+ 2 1

2 PR10 2

VS PD4 PR11
33_1206 1N4148 1K_1206
PZD2 PQ1 2 1 N3 1 2
RLZ6.2C TP0610T VIN B+
CHGRTCP 2 1 N1 3 1

PR13
1

1K_1206
2
1

1 2
PR12 PC7 PC8
100K 0.22UF_1206_25V 0.1UF_0805_25V
2

2
2

35,36 ECON# 1 2
PR15 PR16
PR14 10K 1M_1%
6.0V

1
22K 1 2 2 1
VS PR17
499K_1%

PON PU1B

2
PD5 LM393M
1 + 5
4,41,43 MAINPWON 3 7
RTCVREF PR18 2 6
PU2 40 ACON -

1
200_0805

1
0.1UF_16V
S-81233SG (SOT-89) RB715F PR19

1
PC11
PR20 499K_1% PC9
3 3.3V PC10 10K PR21 1000PF_50V 3

2
1 2 3 2 N2 PZD3 1000PF_50V 215K_1%
CHGRTC

2
3 2
1

RLZ6.2C

1
PR22

2
1

200 PC12 PZD4


PC13 1UF_0805_25V RLZ16B RTCVREF
1

10UF_1206_10V
3.3V
2

PR23

1
D 47K
PQ2 2 2 1 PACIN
PJP1 PJP2 2N7002 G
+2.5VP 1 2 +2.5V (6A,240mils ,Via NO.= 12) +1.25VSP 1 2 +1.25VS Precharge detector S

3
PAD-OPEN 3x3m PAD-OPEN 3x3m 15.34 15.90 16.48

1
PJP3 13.13 13.71 14.20
+1.5VSP 2 1 +1.5VS (2A,80mils ,Via NO.= 4) (3A,120mils ,Via NO.= 6)
100K
PAD-OPEN 3x3m 2 +5VALWP
PQ3
PJP4 DTC115EK
2 1 (3A,120mils ,Via NO.= 6) 100K
+1.8VALWP +1.8VALW

3
PAD-OPEN 3x3m

PJP5 PJP6
4
+12VALWP 2 1 +12VALW (120mA,20mils ,Via NO.= 1) +1.2VPP 2 1 +1.2VP 4

PAD-OPEN 2x2m PAD-OPEN 2x2m


PJP7
(300mA,40mils ,Via NO.= 2)
+5VALWP 1 2 +5VALW (5A,200mils ,Via NO.= 10)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY
Compal Electronics, Inc.
PAD-OPEN 3x3m
OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE Title
PJP8 SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
1 2 +3VALW (5A,200mils ,Via NO.= 10) CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS DCIN & DETECTOR
+3VALWP
AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR Size Document Number Rev
THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY B
PAD-OPEN 3x3m
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, LA1432 1.A
INC. Date: 星期五, 六月 07, 2002 Sheet 39 of 45
A B C D
A B C D

Iadp=0~4.4A
P2 P3 B+ B++
PQ4 PQ5 PR24 PL2 PQ6
SI4835DY SI4835DY 0.02_2512_1% FBM-L11-453215-900LMAT_1812 SI4835DY
VIN 8 1 1 8 2 1 1 2 1 8
7 2 2 7 2 7

1
6 3 3 6 PC14 PC15 3 6
5 5 5
1

1
1 4.7UF_1210_25V 4.7UF_1210_25V 1

2
4

4
PR25 PR26
10K 200K_1%
2

2
ACOFF# 1 2 1 2 VIN

1
PR29 PR27 10K PR28 47K

1
PU3 0
PD6 PR30 MB3878
1SS355 150K_1% 1 24
33 ADP_I

2
-INC2 +INC2

3
2
1
ACOFF#1 2
42 ACOFF#
2

1
2 1 2 23 PC16
OUTC2 GND 0.022UF_25V N18 4
PR32 PR31
1

10K D PQ9 10K CS PQ7


3 +INE2 CS 22 1 2 100K
PACIN1 2 2 2N7002 SI4835DY 2
33,39,41 PACIN ACOFF 33
G

1
S 4 21 1 2
3

-INE2 VCC(o)

1
PR33 100K PQ8

5
6
7
8
1 21K_1% PC17 DTC115EK

3
ACON PC18 PR34 1 2 1 2 5 20 0.1UF_0805_25V
39 ACON FB2 OUT
0.1UF_16V 15.4K_1% PC20
2

2
PC19 PR35 0.1UF_50V

2
4700PF_50V 10K 6 19 1 2 LXCHRG
VREF VH PC23

1
0.1UF_0805_25V
2
IREF=1.31*Icharge PC21 1 2 1 2 7 18 1 2 2

0.1UF_16V FB1 VCC


IREF=0.73~3.3V 2 PC22 PR36 CC=0.5~2.52A
2200PF_50V 10K 8 17 1 2
PR38 -INE1 RT CV=16.84V(12 CELLS LI-ION)
162K_1% PR37
1 2 9 16 68K PL3
33 IREF +INE1 -INE3 22UH_SPC-1205P-220A
PR40 10K 1 2 1 2 BATT+
2 1 10 OUTC1 FB3 15 1 2 1 2
1

1
PC25 PR39

4.7UF_1210_25V

4.7UF_1210_25V
PR42 0.1UF_16V PR41 PC24 0.02_2512_1%
+3VALWP 100K_1% 11 14 47K 1500PF_50V ACON
2

OUTD CTL

1
PC26

PC27
1
CS
2
1

12 13 PR43 PD7

2
-INC1 +INC1
1

100K RB051L-40
PR151 PQ37

2
47K DTC115EK

2
2

100K
2
1

100K
3

100K
33 FSTCHG 2 2 1 2 1

PR46 PR47
3 PQ38 100K 47.5K_1% 4.2V 143K_1% 3

DTC115EK
3

VMB

VS
1

PR48
PC29 340K_1%
0.1UF_50V
OVP voltage : LI-MH SDREF +2.5V
2

8 CELL : 18V--> BATT_OVP= 2.0V


1

1
PR49
(BAT_OVP=0.1111 *VMB) 499K_1% PR50
100K_0.5%
PU4A PU4B
2
8

LM358A PR51 LM358A

2
+ 3 0 + 5
1 7
33 BATT_OVP

1
- 2 - 6 PC30

1
PR52 0.1UF_16V
100K_0.5%
4

2
1

PC31

2
1

PR53 10UF_1206_10V
1

PC33
PC32 2.2K PR54 0.01UF_50V
4 @0.1UF_16V 105K_0.5% 4
2

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY


Compal Electronics, Inc.
OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE Title
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS CHARGER
AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR Size Document Number Rev
THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY B
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, LA1432 1.A
INC. Date: 星期五, 六月 07, 2002 Sheet 40 of 45
A B C D
A B C D

PC34
2.2UF_1206_25V
1 N4 1 2 1

1
470PF_0805_100V
2
PC36

PC35
PD8
0.1UF_0805_25V PR55 EC11FS2

1
1 2 BST31 BST51 22_1206

2
B+++ SNB 2 1 FLYBACK
PL4

2
B+ 2 1
4.7UF_1210_25V

4.7UF_1210_25V

8
7
6
5
FBM-L11-322513-151LMAT

3
PC39
1

PQ11 VS DAP202U 0.1UF_0805_25V


PC37

PC38

SI4800DY PR56 1 2

3
0 PD9 PT1
2

4 PDH31 1 2 VL B+++ PQ12 SDT-1205P-100

2
SI4800DY

1
PD10 +12VALWP

4.7UF_1210_25V

5
6
7
8
4.7UF_1210_25V
1SS355
1
2
3

4.7UF_1206_16V
PLX3

1
PC40

PC41
8
7
6
5

1
0.1UF_0805_25V

PC42

4.7UF_1206_16V

2
1
PQ13 4

1
PC43
SI4810DY

PC44
1

2
1

47PF PDL3

PDH3
4

2
2 PC45 2
2

3
2
1
PL5
SPC-1205P-100 PDH5 1 2 PDH51

5
6
7
8
1
2
3

PR57
2

1
0 PQ14 PC46

22

21
SI4810DY 47PF
25 4

V+

VL

2
BST3 12OUT
2

5 PDL5 4
VDD CSH5
27 DH3 BST5 18
1

PU5 DH5 16
PR58 26 17 PLX5
LX3 LX5

1
PR59 1M_1% 24 19
1

3
2
1
DL3 DL5

1
+3VALWP 0.012_2512_1% 20
PGND PR60 PR61
14
2

CSH3 CSH5 2M 0.012_2512_1%


1 CSH3 CSL5 13
2 12

2
CSL3 FB5
150UF_D_6.3V_KO

150UF_D_6.3V_KO

3 MAX1632 15

2
FB3 SEQ
33,39,40 PACIN 1 2 10 SKIP# REF 9 2.5VREF
1

23 SHDN# SYNC 6
1
PC47

PC48

+ + PR63 PR62 11
RST#

1
10K 7
3.57K_1% PC49 TIME/ON5 PC50
+5VALWP
2

100PF_50V 28 4.7UF_1206_16V

GND
2

2
RUN/ON3

150UF_D_6.3V_KO

150UF_D_6.3V_KO
1

1
PD12
8

PC52

PC53
PD11 PC51 PR64 + + EP10QY03
2

EP10QY03 PON 10.5K_1% PC54


2
10K_1%

3 680PF 100PF_50V 3

2
PR65

2
1

PR66
1

1
47K PR67
2 1 PR68
PR69 POK 44
2

2 1 0 10K_1%
VL

2
1

PC55 47K_1%
+3.3V Ipeak = 6.66A ~ 10A
0.047UF_16V
MAINPWON 4,39,43 +5V Ipeak = 6.66A ~ 10A
2

PC56
0.047UF_16V
2

4 4

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY


Compal Electronics, Inc.
OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE Title
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS 5V/3.3V/12V
AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR Size Document Number Rev
THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY B
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, LA1432 1.A
INC. Date: 星期五, 六月 07, 2002 Sheet 41 of 45
A B C D
A B C D

+2.5VP

D
6

1
+5VALWP 4 5
2 PQ15
1 @SI3445DV PR70

1
0_1206
+2.5V +-5%

G
3

2
PR71
0_1206 PL6 +2.5VP PR72
10

D
2
6 LX2.5 2 1 2 1

S
1 2.5VIN 4 5 1

220UF_D_4V_FP
2 SPC-1205P-4R7A

1
1
2

1
10UF_1210_16V

PD13 PC57

1
RB751V PQ16 PR73 0.1UF_0805_25V 1 2

2
1

PC59
PQ17 SI3445DV 100 + 1 16
VCC1 VCC2
1

HMBT2222A PC58

2
1
PC60

PR74 PD14 0.1UF_0805_25V


1

2
1 2 2 10K RB051L-40 1.25VIN
2

VS 2 15

2
PR75
3 PVDD1 PVDD2 +1.25VSP
PL7
1

1
1K PC62
PC61 PC63 4.7UF_1206_16V 5UH_SPC_06704
2200PF_50V 0.1UF_50V 3 PU6 14 LX1.25 2 1
2

2
VL1 VL2

220UF_D_4V_FP
CM8500

1
PC64

PC65
PU7A 4 13 4.7UF_1206_16V +
PGND1 PGND2
3

LM393M + 3

2
PQ18 2 1

2
2SA1036K - 2 1 2 2.5VREF
5 12
1

AGND1 AGND2

1
PR76 PR77
4

1
PC66 200K_1% 100K
1000PF_50V PR78
2 1

2
+2.5VP 1 2 6 SD VFB 11
100K
2 1 2 VL +2.5VP
VIN VMB 100K 1 2 2 1
ACOFF# 40
2 PQ19 PR79 7 10 2
VIN/2 VCCQ

1
PC691000PF_50V
DTC115EK 100K 100K PR80
PC67 1K

3
2

1
PC68 1000PF_50V

2
PR81 PR82 8 9 0.1UF_0805_25V
AGSEN AGND

2
36K 1M_0.5%

1
PQ22 PQ21
100K
2N7002 DTC115EK SUSP# 2
1

PU7B
1

D LM393M + 5 100K
2 1 2 7 2 SYSON 100K
SYSON 33,37
G - 6 1 2

3
1

S PR83 2.5VREF PQ20


3

309K PC70 PR84 100K DTC115EK


Layout : "Compensation network close to FB pin"
1

PR85 1UF_1206_25V 100K PR86 PR87 PC72


2

3
100K @100K_1% 160K_1%
PC71 1UF_0805_25V
2

1000PF_50V
1

PQ23
SI3442DV

D
+3VALWP 6 +1.5V+-5%

S
+1.8VALWP 5 4 +1.5VSP
2

4.7UF_1206_16V
1
1

1
VS

G
+ PC73

PR90
5.1K
+1.8V+-5%

PR89
3
PC74

0
PR88 150UF_D_6.3V_KO

0.1UF_16V
3 0_1206 PQ24 3

2
SI3445DV PL8 +1.8VALWP
2

1
1
5UH-SPC-06704

PC75
D

220PF_50V
LX1.8 1

PC76
6 2
S

1.8VIN 4 5

2
150UF_D_6.3V_KO

2
1
2

PD15 PR91
G

PU8A

8
RB751V PD16 +
LM358A 200K_1%
3
1

PQ25 RB051L-40 + 3 2 1 2.5VREF


2.5VREF
PC77

PC78 HMBT2222A 1
2
1

4.7UF_1206_16V PR92 2 +5VALWP


-
2

300K_0.5%
1 2 2 10K

0.01UF_50V

PR95
VS PR94
2

4
PQ26

2
PR93 100

PC79
PC81
3
1

1
1K PR97 DTC115EK

100K
68PF

PR96
PC80 PC82 5.1K
2

1
2200PF_50V 0.1UF_50V 1 2
2

1
100K
2 PQ27
8

PU9A
3

1
LM393M DTC115EK
+ 3 PU8B
PQ28 2 1 100K
LM358A
2SA1036K - 2 1 2 + 5
2.5VREF

3
7
1

100K
1

PR98 200K_1% - 6 2 2 1 SUSP# 28,33,36,37


4

PR100 PC83
511K_1% 1000PF_50V PR99 0
2

100K
4 1 2 4
2

3
+3VS PR147 100K

+ 5 1 2 +3VS
7 PR148 150K_1%
12 CK408_PWRGD#
- 6 1 2 +CPU_VCC
PU9B PR149 56K_1% Compal Electronics, Inc.
1

LM393M THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY


1

t = 0.51RC OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE Title
PR150 PC124 SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS DDR /2.5V / 1.8V/1.25V
2

100K_1% 0.33UF_0805 AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR Size Document Number Rev
2

THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY B


THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, LA1432 1.A
INC. Date: 星期五, 六月 07, 2002 Sheet 42 of 45
A B C D
A B C D

PH1 under CPU botten side :


CPU thermal protection at 87 degree C
Recovery at 48 degree C

1 1

VL VS VL
VMB
BP0207 PF2 PL9
PR101 12A 65V UL/CSA fast HCB4532K-800T90_9A
1K 1 2 PR153
1 BATT+

1
BLI/NIMH# 2 1
2 BB/I PR104 +3VALWP PC84 47K_1%
3 MAINPWON 4,39,41
TS 47K 0.1UF_50V PR103

2
4

10K_1%
EC_SMDA 1 2 PC85 47K_1%
5

1
PH1
EC_SMCA 1000PF_50V PC86
6 0.01UF_50V PR107 PQ39

2
7 1

8
3 16.9K_1% PD30 DTC115EK

1
PJP9 PR105 PR106 3 + 100K
100 100 PR108 1 PD17 1 2 1 2
1K @BAS40-04 TM_REF1 2 -
2 1SS355
2

2
PU10A 100K

4
PR102 LM393M

3
0.22UF_0805_16V

1000PF_50V
3K_1%

PC87
ALI/MH# 33

PC88
PR110
VL
25.5K_1%
1 2 PR109
+3VALWP
100K_1%

2 2
1

PR112
1K PR111
100K_1%
3
2

1 PD18
@BAS40-04
2

BATT_TEMPA 33
PH2 near main Battery CONN :
EC_SMD1 33,34 BAT. thermal protection at 73 degree C
EC_SMC1 33,34 Recovery at 50(51) degree C
1

PD19 PD20
@BAS40-04 @BAS40-04

VL VL
3

10K_1%
3 PR154 3

47K_1%

PH2
PR114
+5VALWP
47K_1%

PR115
10K_1% PD31
5 +
7 2 1
TM_REF2 6 -
1SS355
PU10B
LM393M

0.22UF_0805_16V

PC89 1000PF_50V
VL

PC90
PR113 PR116 100K_1%
3.24K_1%

PR117
100K_1%

4 4

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY


Compal Electronics, Inc.
OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE Title
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS BATTERY CONN / OTP
AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR Size Document Number Rev
THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY B
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, LA1432 1.A
INC. Date: 星期五, 六月 07, 2002 Sheet 43 of 45
A B C D
A B C D E F G H

CPU_B+
CPU-CORE
PU11 PU12 PL10
IRF7811A IRF7811A HCB4532K-800T90_9A
CPU_B+1 2 B+

4.7UF_1210_25V

4.7UF_1210_25V

4.7UF_1210_25V
+5VDRIVE

1
0.1UF_0805_25V
PQ29 PC94

8
7
6
5

8
7
6
5
SI2301 PD21 +

4.7UF_0805_10V

PC91

PC92

PC93
2 1 N19

D
D
D
D

D
D
D
D
1 3 100UF_EC_25V
+5VALW +5VDRIVE

2
PC95
EP10QY03

G
PR118

S
S
S

S
S
S
PC96
1 1

2
1 2

1
2
3
4

1
2
3
4
4
PR120

2
10K 1 2.4_1%

VCC
BST N8 N9 PL11
DRVH 8 1 2
2 0.6UH_HK_AE26A 0R6
PR119 IN
SW 7 2 1

PGND
3
1

1K +5VALW DLY N10


DRVL 5

8
7
6
5

8
7
6
5
1

2
1K_1%

PC97

@220PF
ADP3414

D
D
D
D

D
D
D
D
6

1
PU13 PD22 PR122

PR121
PU14 PU15 2K_1%
100K

G
S
S
S

S
S
S

RB081L-20
41 POK 2

1
0.22UF_0805_16V SI4362 SI4362

PC98

1
2
3
4

1
2
3
4

2
100K
PQ30
3

DTC115EK

CPU_B+
+5VDRIVE PU17 PU18

0.1UF_0805_25V
IRF7811A IRF7811A CPU_B+
PD23

4.7UF_1210_25V

4.7UF_1210_25V

4.7UF_1210_25V
20

4.7UF_0805_10V
2 1 N20

1
PC102

VCC

8
7
6
5

8
7
6
5
18 PWM4 PWM1 15 N5 +

PC103

PC99

PC100

PC101
EP10QY03

D
D
D
D

D
D
D
D
PC104
100UF_EC_25V

2
17 ISEN4 ISEN1 16

4
2 PR124 2

G
S
S
S

S
S
S
1 2.4_1%

VCC
BST
5 VID0 2 0 PR1231 5 14 N6 8 N11 1 2

1
2
3
4

1
2
3
4
VID0 PWM2 DRVH
2 IN
SW 7

PGND
2 0 PR1251 4 13 3 N12 +CPU_VCC
5 VID1 VID1 ISEN2 DLY PL12
5 N13
DRVL
2 1

1K_1%

PC105

@220PF
2 0 PR1261 3 11 N7 ADP3414
5 VID2

6
VID2 PWM3 PU19 0.6UH_HK_AE26A 0R6

8
7
6
5

8
7
6
5
PR127

1
2 0 PR1281 2 12

D
D
D
D

D
D
D
D
5 VID3 VID3 ISEN3

EC10QS04
PD25 PR129

1
PU20 PU21 2K_1%

PD24
5 VID4 2 0 PR1301 1 VID4 VSEN 10

G
S
S
S

S
S
S

RB081L-20

2
PR131 PC106 SI4362 SI4362

1
2
3
4

1
2
3
4

2
1 10K 2 19 6 33PF_50V_NPO
+3VS PGOOD COMP

21 V_GATE 1 2
8 7
GND

PC125 PR155 FS/DIS FB


0
2200PF +5VDRIVE
9

CPU_B+

0.1UF_0805_25V
PU16
+3VALWP +3VALWP PD26
4.7UF_0805_10V

1 2 2 1 N21 PU22 PU23


IRF7811A IRF7811A CPU_B+
2

4.7UF_1210_25V

4.7UF_1210_25V

4.7UF_1210_25V

4.7UF_1210_25V
PR156
1

PC107

PR157 PR152 @0 EP10QY03

PC108
10K 10K

8
7
6
5

8
7
6
5
PR132
4

PC109

PC110

PC111

PC112
3 137K_1% PR133 3

D
D
D
D

D
D
D
D
1

100K
1500PF_50V PC113

2
VCC
1 2.4_1%
1

BST N14 1
DRVH 8 2
1

2 IN

G
S
S
S

S
S
S
100K PQ31 7
SW
PGND

DTC115EK 3
3

1
2
3
4

1
2
3
4
DLY N16
100K DRVL 5
CPU_ON 2 N15
2

1K_1%

PC114

@220PF

ADP3414
6

PU24 PL13
10K PR134

PR135

100K PQ40 2 1
DTC115EK
3

0.6UH_HK_AE26A 0R6
1

8
7
6
5

8
7
6
5

2
3K_1% PR137

D
D
D
D

D
D
D
D
2

1
PD27 PR136
PU25 PU26 2K_1%

G
S
S
S

S
S
S

RB081L-20

1
SI4362 SI4362
1

1
2
3
4

1
2
3
4

2
PC116
PR138 4.7UF_1206_16V PU27
0 N17 4 5
+3VALWP VIN VOUT +1.2VPP
1

4 4
2 DELAY SENSE 6
1

1000PF_50V PC115 PC117


CPU_ON 7 1 PR139 4.7UF_1206_16V
2

ERROR CNOISE 0
2

VR_ON 8 3
33 VR_ON ON/OFF# GND
1

PC118
PR140 SI91822AD
0 0.1UF_50V
Compal Electronics, Inc.
2

PR141 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY


@10K_1% OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE Title
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS +VCC_H_CORE
AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR Size Document Number Rev
THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY B
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, LA1432 1.A
Date: 星期五, 六月 07, 2002 Sheet 44 of 45
A B C D E F G H
ATR60 PIR LIST
************* Rev0.2 PIR List **************

04/15/02 Written by Jerry

P26:Delete C372 and Remove +3V at pin6 of U18


P33: Remove @ at R492 and add @ at R488
Change value of R397 to 47K

04/26/02 Written by Sam

P14: Remove @ at C134


P17: Delete RP70, RP77, RP88, RP83, RP81, RP86, RP79, RP69, RP90, RP92
RP67, RP76, RP87, RP82, RP80, RP85, RP78, RP68, RP89, RP91
R386, R383
Remove @ at R413, R414
P18: Delete RP65, RP64, RP71, RP72, RP62, RP63, RP73, RP66, RP61, RP74
RP52, RP49, RP57, RP58, RP48, RP47, RP59, RP56, RP50, RP60
R325, R369
Remove @ at R345, R382
P33: Delete R425, R426, R427, R430, R488, R492
Add U40 Signal Pins for Keyboard Led NUM_LED# , CAPS_LED#, ARROW_LED#
P35: Add R535, R536 ,R537 ,Q54, Q55, Q56
P36: Add Q57
Change D25 to Be PSOT24C, Pin 1 : Floating,Pin 2 : Connect to JP2 Pin 8,
Pin 3 : Ground
Change R376 Pin 2 Connect with RTCVREF,Change R390 Pin 2 Connect with RTCVREF,

04/26/02 Written by Jerry

P17,P18: Modify net name R_NDQM* TO NDQM*

05/01/02 Written by Sam

P29: Add @ at R538


P34: Add U35 Pin 6 Signl for WLKB
P36: Add R539,R540,D35,Q58
Del D10
Change R250 Pin 1 from +12VALW to +5VALW_RX

05/06/02 Written by Sam


P35: Q12, Q14 Change Material to 2N7002

05/07/02 Written by Sam


P15: L37 Change Material to 0_0603

05/17/02 Written by Sam


P36: Change J3 footprinter to JUMP_2MM
P36: Add JP24 and Change J1,J4 footprinter to JUMP_2MM

Compal Electronics, Inc.


Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND ATR60 PIR LIST
PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE B 1.A
USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA1432
Date: 星期五, 六月 07, 2002 Sheet 45 of 45

You might also like