Professional Documents
Culture Documents
INPUT OUT2
REF
FREQUENCY OUTPUT
PLL
SOURCE CIRCUITRY OUT1
XTAL SELECTOR
Figure 1.
TABLE OF CONTENTS
Features .............................................................................................. 1 Preset Frequency Ratios ............................................................ 13
Applications ....................................................................................... 1 Component Blocks ..................................................................... 15
General Description ......................................................................... 1 Part Initialization and Automatic Power-On Reset ............... 17
Basic Block Diagram ........................................................................ 1 Output/Input Frequency Relationship .................................... 17
Revision History ............................................................................... 2 Calculating Divider Values ....................................................... 17
Specifications..................................................................................... 3 Low Dropout (LDO) Regulators .............................................. 18
Crystal Input Characteristics ...................................................... 4 Applications Information .............................................................. 19
Output Characteristics ................................................................. 4 Thermal Performance ................................................................ 19
Jitter Characteristics ..................................................................... 5 Serial Control Port ......................................................................... 20
Serial Control Port ....................................................................... 6 Serial Control Port Pin Descriptions ....................................... 20
Serial Control Port Timing ......................................................... 6 Operation of the Serial Control Port ....................................... 20
Absolute Maximum Ratings ............................................................ 7 Instruction Word (16 Bits) ........................................................ 21
ESD Caution .................................................................................. 7 MSB/LSB First Transfers ........................................................... 21
Pin Configuration and Function Descriptions ............................. 8 Register Map ................................................................................... 23
Typical Performance Characteristics ............................................. 9 Register Map Descriptions ........................................................ 24
Input/Output Termination Recommendations .......................... 12 Outline Dimensions ....................................................................... 30
Theory of Operation ...................................................................... 13 Ordering Guide .......................................................................... 30
REVISION HISTORY
11/12—Rev. D to Rev. E Moved Preset Frequency Ratios Section ..................................... 13
Changes to Figure 2 ........................................................................... 8 Changes to Component Blocks Section ...................................... 15
Changes to Serial Control Port Section ........................................20 Added Part Initialization and Automatic Power-On
Changes to Table 17 .........................................................................24 Reset Section ................................................................................... 17
Changes to Table 18 .........................................................................25 4/10—Rev. A to Rev. B
Updated Outline Dimensions (Changed CP-32-2 to CP-32-7) ...... 31 Changes to Preset Frequency Ratios Section .............................. 12
Changes to Ordering Guide ...........................................................31 Moved Table 15 and Changes to Table 15 ................................... 13
7/11—Rev. C to Rev. D Changes to Figure 17...................................................................... 14
Changes to Table 1, Reference Clock Input Characteristics, Changes to PLL Section, Output Dividers Section, and
Input High Voltage and Input Low Voltage Parameter Values ... 4 Input-to-OUT2 Option Section ............................................... 15
Changes to Table 8, Added Endnote for Pin 9 and Pin 10 .......... 8 Changes to Output/Input Frequency Relationship Section ...... 16
Changes to Part Initialization Automatic Power-On Reset Changes to Table 22 ....................................................................... 23
Section, Second Paragraph ............................................................ 17 Changes to Table 26 ....................................................................... 26
Changes to Thermal Performance Section , First Paragraph ... 19 9/09—Rev. 0 to Rev. A
Changes to Serial Port Control Section, First Paragraph .......... 20 Changes to Table 4.............................................................................3
Changes to Table 20, Added Endnote to Bit 2 Description ...... 27 Changes to Table 5.............................................................................4
Updated Outline Dimensions ....................................................... 31 Added Table 6; Renumbered Sequentially .....................................4
7/10—Rev. B to Rev. C Changes to Figure 5 ...........................................................................9
Changed Crystal Load Capacitance to 15 pF............. Throughout Changes to PLL Section ................................................................. 14
Added Conditions Statement to Specifications Section, Supply Changes to Table 22 ....................................................................... 21
Voltage Specifications, and Input Voltage Specifications ............ 3 Changes to Table 25 ....................................................................... 24
Reformatted Specifications Section (Renumbered Sequentially)..... 3 7/09—Revision 0: Initial Version
Added Input/Output Termination Recommendations Section,
Figure 17, and Figure 18 (Renumbered Sequentially) ............... 13
Rev. E | Page 2 of 32
Data Sheet AD9552
SPECIFICATIONS
Minimum (min) and maximum (max) values apply for the full range of supply voltage and operating temperature variations. Typical (typ)
values apply for VDD = 3.3 V; TA = 25°C, unless otherwise noted.
Table 1.
Parameter Min Typ Max Unit Test Conditions/Comments
SUPPLY VOLTAGE 3.135 3.30 3.465 V Pin 7, Pin 18, Pin 21, Pin 28
POWER CONSUMPTION
Total Current 149 169 mA At maximum output frequency with both output channels active
VDD Current By Pin
Pin 7 2 3 mA
Pin 18 77 86 mA
Pin 21 35 41 mA
Pin 28 35 41 mA
LVPECL Output Driver 36 41 mA 900 MHz with 100 Ω termination between both pins of the output
driver
LOGIC INPUT PINS
INPUT CHARACTERISTICS 1
Logic 1 Voltage, VIH 1.0 V For the CMOS inputs, a static Logic 1 results from either a pull-up
resistor or no connection
Logic 0 Voltage, VIL 0.8 V
Logic 1 Current, IIH 3 µA
Logic 0 Current, IIL 17 µA
LOGIC OUTPUT PINS
Output Characteristics
Output Voltage High, VOH 2.7 V
Output Voltage Low, VOL 0.4 V
RESET PIN
Input Characteristics 2
Input Voltage High, VIH 1.8 V
Input Voltage Low, VIL 1.3 V
Input Current High, IINH 0.3 12.5 µA
Input Current Low, IINL 31 43 µA
Minimum Pulse Width High 2 ns
REFERENCE CLOCK
INPUT CHARACTERISTICS
Frequency Range 7.94 MHz N3 = 255; 2× frequency multiplier enabled; valid for all VCO bands
6.57 MHz N 3 = 255; 2× frequency multiplier enabled; fVCO = 3.35 GHz, which con-
strains the frequency at OUT1 to be an integer sub-multiple of 3.35 GHz
(that is, fOUT1 = 3.35 ÷ M GHz, where M is the product of the P0 and P1
output divider values)
93.06 MHz SDM4 disabled; N3 = 365; valid for all VCO bands
71.28 MHz SDM4 enabled; N3 = 476; valid for all VCO bands
112.5 MHz SDM 4 disabled; N3 = 36 5; fVCO = 4.05 GHz, which constrains the
frequency at OUT1 to be an integer sub-multiple of 4.05 GHz (that is,
fOUT1 = 4.05÷M GHz, where M is the product of the P0 and P1 output
divider values)
86.17 MHz SDM4 enabled; N3 = 47 6; fVCO = 4.05 GHz, which constrains the frequency
at OUT1 to be an integer sub-multiple of 4.05 GHz (that is, fOUT1 =
4.05÷M GHz, where M is the product of the P0 and P1 output divider
values)
Rev. E | Page 3 of 32
AD9552 Data Sheet
Parameter Min Typ Max Unit Test Conditions/Comments
Input Capacitance 3 pF
Input Resistance 130 kΩ
Duty Cycle 40 60 %
Input Voltage
Input High Voltage, VIH 1.62 V
Input Low Voltage, VIL 0.52 V
Input Threshold Voltage 1.0 V When ac coupling to the input receiver, the user must dc bias the input
to 1 V
VCO CHARACTERISTICS
Frequency Range
Upper Bound 4050 MHz
Lower Bound 3350 MHz
VCO Gain 45 MHz/V
VCO Tracking Range ±300 ppm
VCO Calibration Time 140 μs fPFD 7 = 77.76 MHz; time between completion of the VCO calibration
command (the rising edge of CS (Pin 12)) to the rising edge of LOCKED
(Pin 20).
1
The A[2:0], Y[5:0], and OUTSEL pins have 100 kΩ internal pull-up resistors.
2
The RESET pin has a 100 kΩ internal pull-up resistor, so the default state of the device is reset.
3
N is the integer part of the feedback divider.
4
Sigma-delta modulator.
5
The minimum allowable feedback divider value with the SDM disabled.
6
The minimum allowable feedback divider value with the SDM enabled.
7
The frequency at the input to the phase-frequency detector.
OUTPUT CHARACTERISTICS
Table 3.
Parameter Min Typ Max Unit Test Conditions/Comments
LVPECL MODE
Differential Output Voltage Swing 690 765 889 mV Output driver static
Common-Mode Output Voltage VDD − 1.77 VDD − 1.66 VDD − 1.20 V Output driver static
Frequency Range 0 900 MHz
Duty Cycle 40 60 % Up to 805 MHz output frequency
Rise/Fall Time 1 (20% to 80%) 255 305 ps 100 Ω termination between both pins of
the output driver
Rev. E | Page 4 of 32
Data Sheet AD9552
Parameter Min Typ Max Unit Test Conditions/Comments
LVDS MODE
Differential Output Voltage Swing
Balanced, VOD 247 454 mV Voltage swing between output pins;
output driver static
Unbalanced, ΔVOD 25 mV Absolute difference between voltage
swing of normal pin and inverted pin;
output driver static
Offset Voltage
Common Mode, VOS 1.125 1.375 V Output driver static
Common-Mode Difference, ΔVOS 25 mV Voltage difference between output pins;
output driver static
Short-Circuit Output Current 17 24 mA
Frequency Range 0 900 MHz
Duty Cycle 40 60 % Up to 805 MHz output frequency
Rise/Fall Time1 (20% to 80%) 285 355 ps 100 Ω termination between both pins of
the output driver
CMOS MODE
Output Voltage High, VOH Output driver static; standard drive
strength setting
IOH = 10 mA 2.8 V
IOH = 1 mA 2.8 V
Output Voltage Low, VOL Output driver static; standard drive
strength setting
IOL = 10 mA 0.5 V
IOL = 1 mA 0.3 V
Frequency Range 0 200 MHz 3.3 V CMOS; standard drive strength
setting
Duty Cycle 45 55 % At maximum output frequency
Rise/Fall Time1 (20% to 80%) 500 745 ps 3.3 V CMOS; standard drive strength
setting; 15 pF load
1
The listed values are for the slower edge (rise or fall).
JITTER CHARACTERISTICS
Table 4.
Parameter Min Typ Max Unit Test Conditions/Comments
JITTER GENERATION Input = 19.44 MHz crystal resonator
12 kHz to 20 MHz 0.64 ps rms fOUT = 622.08 MHz (integer mode)
0.70 ps rms fOUT = 625 MHz (fractional mode)
50 kHz to 80 MHz 0.47 ps rms fOUT = 622.08 MHz (integer mode)
0.50 ps rms fOUT = 625 MHz (fractional mode)
4 MHz to 80 MHz 0.11 ps rms fOUT = 622.08 MHz (integer mode)
0.12 ps rms fOUT = 625 MHz (fractional mode)
JITTER TRANSFER BANDWIDTH 100 kHz See the Typical Performance Characteristics section
JITTER TRANSFER PEAKING 0.3 dB See the Typical Performance Characteristics section
Rev. E | Page 5 of 32
AD9552 Data Sheet
SERIAL CONTROL PORT
Table 5.
Parameter Min Typ Max Unit Test Conditions/Comments
CS
Input Logic 1 Voltage 1.6 V
Input Logic 0 Voltage 0.5 V
Input Logic 1 Current 0.03 µA
Input Logic 0 Current 2 µA
Input Capacitance 2 pF
SCLK
Input Logic 1 Voltage 1.6 V
Input Logic 0 Voltage 0.5 V
Input Logic 1 Current 2 µA
Input Logic 0 Current 0.03 µA
Input Capacitance 2 pF
SDIO
Input
Input Logic 1 Voltage 1.6 V
Input Logic 0 Voltage 0.5 V
Input Logic 1 Current 1 µA
Input Logic 0 Current 1 µA
Input Capacitance 2 pF
Output
Output Logic 1 Voltage 2.8 V 1 mA load current
Output Logic 0 Voltage 0.3 V 1 mA load current
Rev. E | Page 6 of 32
Data Sheet AD9552
Rev. E | Page 7 of 32
AD9552 Data Sheet
OUT1
OUT1
GND
VDD
Y3
Y1
Y0
Y2
32
31
30
29
28
27
26
25
Y4 1 24 GND
Y5 2 23 OUT2
A0 3 AD9552 22 OUT2
A1 4 21 VDD
A2 5 TOP VIEW 20 LOCKED
(Not to Scale)
RESET 6 19 LDO
VDD 7 18 VDD
LDO 8 17 LDO
11
10
12
13
14
15
16
OUTSEL
XTAL
XTAL
FILTER
SCLK
SDIO
REF
CS
07806-002
NOTES
1. EXPOSED DIE PAD MUST BE CONNECTED TO GND.
Rev. E | Page 8 of 32
Data Sheet AD9552
07806-014
07806-016
100 1k 10k 100k 1M 10M 100M 100 1k 10k 100k 1M 10M 100M
FREQUENCY (Hz) FREQUENCY (Hz)
Figure 3. Phase Noise, Fractional-N, Pin Programmed Figure 6. Phase Noise, Integer, SDM Off
(fXTAL = 19.44 MHz, fOUT1 = 625 MHz) (fXTAL = 19.44 MHz, fOUT1 = 622.08 MHz)
–80 –80
–90 –90
–100 –100
–110 –110
–120 –120
–130 –130
–140 –140
–150 –150
–160 –160
–170 –170
–180 –180
07806-015
07806-017
100 1k 10k 100k 1M 10M 100M 100 1k 10k 100k 1M 10M 100M
FREQUENCY (Hz) FREQUENCY (Hz)
Figure 4. Phase Noise, Fractional-N, Pin Programmed Figure 7. Phase Noise, Integer, SDM Off
(fREF = 19.44 MHz, fOUT1 = 625 MHz) (fREF = 19.44 MHz, fOUT1 = 622.08 MHz)
10 35
0
30
LVPECL
JITTER TRANSFER
JITTER TRANSFER (dB)
–10
25
–20 1
JITTER PEAKING
20
0
–30
–1
LVDS (STRONG)
15
–40
–2
–60 5
07806-018
07806-019
Figure 5. Jitter Transfer and Jitter Peaking Figure 8. Supply Current vs. Output Frequency,
LVPECL and LVDS (15 pF Load)
Rev. E | Page 9 of 32
AD9552 Data Sheet
25 1.6
LVPECL
1.4
20
SUPPLY CURRENT (mA)
AMPLITUDE (V p-p)
1.2
LVDS (STRONG)
15
1.0
10
0.8
5 LVDS (WEAK)
0.6
0 0.4
07806-023
07806-020
0 50 100 150 200 250 0 200 400 600 800 1000
FREQUENCY (MHz) FREQUENCY (MHz)
Figure 9. Supply Current vs. Output Frequency, Figure 12. Peak-to-Peak Output Voltage vs. Frequency,
CMOS (15 pF Load) LVPECL and LVDS (15 pF Load)
4.0 60
3.5
5pF
3.0
AMPLITUDE (V p-p)
10pF
DUTY CYCLE (%)
2.5
20pF
2.0 55
1.5
1.0
LVDS (WEAK)
0.5 LVDS (STRONG)
LVPECL
0 50
07806-021
07806-024
0 100 200 300 400 500 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz) FREQUENCY (MHz)
Figure 10. Peak-to-Peak Output Voltage vs. Frequency, Figure 13. Duty Cycle vs. Output Frequency,
CMOS LVPECL and LVDS (15 pF Load)
55
54
5pF
10pF
20pF
DUTY CYCLE (%)
200mV/DIV
53
52
51
07806-025
50
07806-022
Figure 11. Duty Cycle vs. Output Frequency, CMOS Figure 14. Typical Output Waveform, LVPECL (805 MHz)
Rev. E | Page 10 of 32
Data Sheet AD9552
100mV/DIV
500mV/DIV
07806-026
07806-027
500ps/DIV 1.25ns/DIV
Figure 15. Typical Output Waveform, LVDS Figure 16. Typical Output Waveform, CMOS
(805 MHz, 3.5 mA Drive Current) (250 MHz, 15 pF Load)
Rev. E | Page 11 of 32
AD9552 Data Sheet
AD9552 AD9552
3.3V HIGH DOWNSTREAM 3.3V DOWNSTREAM
100Ω
100Ω
07806-028
07806-029
Figure 17. AC-Coupled LVDS or LVPECL Output Driver Figure 18. DC-Coupled LVDS or LVPECL Output Driver
Rev. E | Page 12 of 32
Data Sheet AD9552
THEORY OF OPERATION
LOCKED FILTER
Σ-Δ N
SERIAL 3 MODULATOR
REGISTER BANK
PORT
MOD,
FRAC
3
A2:0
PRECONFIGURED N, MOD, FRAC, P0, P1 P0, P1
6 DIVIDER VALUES
07806-006
Y5:0
PRESET FREQUENCY RATIOS The Y[5:0] pins select the appropriate feedback and output dividers
The frequency selection pins (A[2:0] and Y[5:0]) allow the user to synthesize the output frequencies (see Table 10). The output
to hardwire the device for preset input and output divider values frequencies provided in Table 10 are exact; that is, the number of
based on the pin logic states (see Figure 19). The pins decode decimal places displayed is sufficient to maintain full precision.
ground or open connections as Logic 0 or Logic 1, respectively. Where a decimal representation is not practical, a fractional
Use the serial I/O port to change the divider values from the multiplier is used.
preset values provided by the A[2:0] and Y[5:0] pins. The VCO and output frequency shift in frequency by a ratio of the
The A[2:0] pins select one of eight input reference frequencies reference frequency used vs. the frequency specified in Table 9.
(see Table 9). The user supplies the input reference frequency by Note that the VCO frequency must stay within the minimum and
connecting a single-ended clock signal to the REF pin or a crystal maximum range specified in Table 1. Typically, the selection of
resonator across the XTAL pins. If the A[2:0] pins select 10 MHz, the VCO frequency band, as well as the gain adjustment, by the
12 MHz, 12.8 MHz, or 16 MHz, the input frequency to the AD9552 external pin strap occurs as part of the device’s automatic VCO
doubles internally. Alternatively, if Register 0x1D[2] is set to 1, calibration process, which initiates at power up (or reset). If the
the input frequency doubles. user changes the VCO frequency band via the SPI interface,
however, a forced VCO calibration should be initiated by first
Table 9. Input Reference Frequency Selection Pins enabling SPI control of the VCO calibration (Register 0x0E[2] = 1)
A2 A1 A0 Reference Frequency (MHz) and then writing a 1 to the calibrate VCO bit (Register 0x0E[7]).
0 0 0 10.00
0 0 1 12.00
0 1 0 12.80
0 1 1 16.00
1 0 0 19.20
1 0 1 19.44
1 1 0 20.00
1 1 1 26.00
Rev. E | Page 13 of 32
AD9552 Data Sheet
Rev. E | Page 14 of 32
Data Sheet AD9552
Y5 Y4 Y3 Y2 Y1 Y0 VCO Frequency (MHz) Output (MHz)
1 1 0 1 1 0 3536.763 657.421875 × (255/237)
1 1 0 1 1 1 3582.686 716.5372
1 1 1 0 0 0 3593.75 718.75
1 1 1 0 0 1 3598.672 719.7344
1 1 1 0 1 0 3740.355 748.0709
1 1 1 0 1 1 3750 750
1 1 1 1 0 0 3888 777.6
1 1 1 1 0 1 3897.843 779.5686
1 1 1 1 1 0 3906.25 781.25
1 1 1 1 1 1 4028.32 625 × (10/8) × (66/64)
EXTERNAL
with the AD9552, nor does Analog Devices endorse one supplier LOOP FILTER
CAPACITOR
of crystals over another.
Figure 20. Internal Loop Filter
Rev. E | Page 15 of 32
AD9552 Data Sheet
The gain of the PLL is proportional to the current delivered Output Drivers
by the charge pump. The user can override the default charge The user has control over the following output driver parameters
pump current setting, and, thereby, the PLL gain, by using via the programming registers:
Register 0x0A[7:0].
• Logic family and pin functionality
The PLL has a VCO with 128 frequency bands spanning a range
• Polarity (for CMOS family only)
of 3350 MHz to 4050 MHz (3700 MHz nominal). However, the
• Drive current
actual operating frequency within a particular band depends on
• Power-down
the control voltage that appears on the loop filter capacitor. The
control voltage causes the VCO output frequency to vary linearly The logic families are LVDS, LVPECL, and CMOS. Selection of
within the selected band. This frequency variability allows the the logic family is via the mode control bits in the OUT1 driver
control loop of the PLL to synchronize the VCO output signal control register (Register 0x32[5:3]) and the OUT2 driver control
with the reference signal applied to the PFD. Typically, selection register (Register 0x34[5:3]), as detailed in Table 11. Regardless
of the VCO frequency band (as well as gain adjustment) occurs of the selected logic family, each output driver uses two pins:
automatically as part of the device’s automatic VCO calibration OUT1 and OUT1 are used by one driver, and OUT2 and OUT2
process, which initiates at power up (or reset). Alternatively, the are used by the other. This enables support of the differential
user can force VCO calibration by first enabling SPI control of signals associated with the LVDS and LVPECL logic families.
VCO calibration (Register 0x0E[2] = 1) and then writing a 1 to CMOS, on the other hand, is a single-ended signal requiring
the calibrate VCO bit (Register 0x0E[7]). To facilitate system only one output pin, but both output pins are available for
debugging, the user can override the VCO band setting by first optional provision of a dual, single-ended CMOS output clock.
enabling SPI control of VCO band (Register 0x0E[0] = 1) and Refer to the first entry (CMOS (both pins)) in Table 11.
then writing the desired value to Register 0x10[7:1].
Table 11. Output Channel Logic Family and Pin Functionality
The PLL has a feedback divider coupled with a third-order
Mode
SDM that enables the PLL to provide integer-plus-fractional Control Bits[2:0] Logic Family and Pin Functionality
frequency upconversion. The integer factor, N, is variable via
000 CMOS (both pins)
an 8-bit programming register. The range of N is from NMIN to
001 CMOS (positive pin), tristate (negative pin)
255, where NMIN is 36 or 47 depending on whether the SDM is
010 Tristate (positive pin), CMOS (negative pin)
disabled or enabled, respectively. The SDM in the feedback path
011 Tristate (both pins)
allows for a fractional divide value that takes the form of N +
100 LVDS
F/M, where N is the integer part (eight bits), M is the modulus
101 LVPECL
(20 bits), and F is the fractional part (20 bits), with all three
110 Undefined
parameters being positive integers.
111 Undefined
The feedback SDM gives the AD9552 the ability to support a
If the mode bits indicate the CMOS logic family, the user has
wide range of output frequencies with exact frequency ratios
control of the logic polarity associated with each CMOS output
relative to the input reference.
pin via the OUT1 and OUT2 driver control registers.
PLL Locked Indicator
If the mode bits indicate the CMOS or LVDS logic family, the
The PLL provides a status indicator that appears at an external user can select whether the output driver uses weak or strong
pin (LOCKED). The indicator shows when the PLL has acquired drive capability via the OUT1 and OUT2 driver control registers.
a locked condition. In the case of the CMOS family, the strong setting allows for
Output Dividers driving increased capacitive loads. In the case of the LVDS
Two integer dividers exist in the output chain. The first divider (P0) family, the nominal weak and strong drive currents are 3.5 mA
and 7 mA, respectively.
yields an integer submultiple of the VCO frequency. The second
divider (P1) establishes the frequency at OUT1 as an integer The OUT1 and OUT2 driver control registers also have a power-
submultiple of the output frequency of the P0 divider. down bit to enable/disable the output drivers. The power-down
Input-to-OUT2 Option function is independent of the logic family selection.
By default, OUT2 delivers an output frequency that is the same Note that, unless the user programs the device to allow SPI port
frequency as OUT1. However, the user has the option of making control of the output drivers, the drivers default to LVPECL or
OUT2 a replica of the input frequency (REF or XTAL) by LVDS, depending on the logic level on the OUTSEL pin (Pin 15).
programming Register 33[3] = 1. For OUTSEL = 0, both outputs are LVDS. For OUTSEL = 1, both
outputs are LVPECL. In the pin-selected LVDS mode, the user
can still control the drive strength, using the SPI port.
Rev. E | Page 16 of 32
Data Sheet AD9552
PART INITIALIZATION AND AUTOMATIC POWER- Note that NMIN and K can each be one of two values. The value
ON RESET of NMIN depends on the state of the SDM. NMIN = 36 when the
The AD9552 has an internal power-on reset circuit. At power-up, SDM is disabled or NMIN = 47 when it is enabled. The value of K
internal logic relies on the internal reference monitor to select depends on the 2× frequency multiplier. K = 1 when the 2×
either the crystal oscillator or the reference input and then frequency multiplier is bypassed, or K = 2 when it is enabled.
initiates VCO calibration using whichever is found. If both are The frequency at the input to the PFD (fPFD) is calculated as
present, the external reference path is chosen. follows:
VCO calibration is required in order for the device to lock. If fPFD = K × fREF
the input reference signal is not present, VCO calibration waits
The operating range of the VCO (3.35 GHz ≤ fVCO ≤ 4.05 GHz)
until a valid input reference is present. As soon as an input
places the following constraint on fPFD:
reference signal is present, VCO calibration starts. The user
should wait at least 3 ms for the VCO calibration routine to 3350
MHz ≤ f PFD ≤ 4050 MHz
finish before programming the VCO control register (Register N + FRAC N + FRAC
MOD MOD
0x0E) via serial communication.
If the user wishes to use the crystal oscillator input even if the
CALCULATING DIVIDER VALUES
reference input is present, the user needs to set Bit 0 (use crystal This section provides a three-step procedure for calculating the
resonator) in Register 0x1D. divider values when given a specific fOUT1/fREF ratio (fREF is the
frequency of either the REF input signal source or the external
Any change to the preset frequency selection pins or the PLL
crystal resonator). The computation process is described in
divide ratios requires the user to recalibrate the VCO.
general terms, but a specific example is provided for clarity.
OUTPUT/INPUT FREQUENCY RELATIONSHIP The example is based on a frequency control pin setting of
The frequency at OUT1 and OUT2 is a function of the PLL A[2:0] = 111 (see Table 9) and Y[5:0] = 101000 (see Table 10),
feedback divider values (N, FRAC, and MOD) and the output yielding the following:
divider values (P0 and P1). The equations that define the
fREF = 26 MHz
frequency at OUT1 and OUT2 (fOUT1 and fOUT2, respectively)
are as follows. fOUT1 = 625 × (66/64) MHz
N+ FRAC
1. Determine the output divide factor (ODF).
f OUT1 = f REF K × MOD
P0 P1 Note that the VCO frequency (fVCO) spans 3350 MHz to
4050 MHz. The ratio, fVCO/fOUT1, indicates the required ODF.
fOUT2 = fOUT1
Given the specified value of fOUT1 (~644.53 MHz) and the
where: range of fVCO, the ODF spans a range of 5.2 to 6.3. The ODF
fREF is the input reference or crystal resonator frequency. must be an integer, which means that ODF = 6 (because 6
K is the input mode scale factor. is the only integer between 5.2 and 6.3).
N is the integer feedback divider value.
2. Determine suitable values for P0 and P1.
FRAC and MOD are the fractional feedback divider values.
P0 and P1 are the OUT1 divider values. The ODF is the product of the two output dividers, so
ODF = P0P1. It has already been determined that ODF = 6
The numerator of the fOUT1 equation contains the feedback division
for the given example. Therefore, P0P1 = 6 with the constraints
factor, which has an integer part (N) due to an integer divider
that P0 and P1 are both integers and that 4 ≤ P0 ≤ 11 (see
along with an optional fractional part (FRAC/MOD) associated
the Output/Input Frequency Relationship section). These
with the feedback SDM.
constraints lead to the single solution: P0 = 6 and P1 = 1.
The following constraints apply:
Although this particular example yields a single solution
N MIN ∈ {36 , 47} for the output divider values with fOUT1 ≈ 644.53 MHz, some
N ∈ {N MIN , N MIN + 1,, 255}
fOUT1 frequencies result in multiple ODFs rather than just
one. For example, if fOUT1 = 100 MHz the ODF ranges from
FRAC ∈ {0, 1 , , 1,048,575} 34 to 40. This leads to an assortment of possible values for
MOD ∈ {1, 2 , , 1,048,575} P0 and P1, as shown in Table 12.
K ∈ {1, 2}
P0 ∈ {4 , 5, , 11}
P1 ∈ {1 , 2, , 63}
Rev. E | Page 17 of 32
AD9552 Data Sheet
Table 12. Combinations for P0 and P1 It is imperative that long division be used to obtain the correct
P0 P1 ODF (P0 × P1)
results. Avoid the use of a calculator or math program, because
these do not always yield correct results due to internal rounding
4 9 36
and/or truncation. Some calculators or math programs may be up
4 10 40
to the task if they can handle very large integer operations, but such
5 7 35
are not common.
5 8 40
6 6 36 In the example, N = 148 and R/Y = 1228/1664, which reduces
7 5 35 to R/Y = 307/416. These values of N, R, and Y constitute the
8 5 40 following respective feedback divider values:
9 4 36 N = 148, FRAC = 307, and MOD = 416.
10 4 40 The only caveat is that N and MOD must meet the constraints
The P0 and P1 combinations listed in Table 12 are all equally given in the Output/Input Frequency Relationship section.
valid. However, note that they yield only three valid ODF In the example, FRAC is nonzero, so the division value is an
values (35, 36, and 40) from the original range of 34 to 40. integer plus the fractional component, FRAC/MOD. This
3. Determine the feedback divider values for the PLL. implies that the feedback SDM is necessary as part of the
feedback divider. If FRAC = 0, the feedback division factor
Repeat this step for each ODF when multiple ODFs exist is an integer and the SDM is not required (it can be bypassed).
(for example, 35, 36, and 40 in the case of Table 12).
Although the feedback divider values obtained in this way
To calculate the feedback divider values for a given ODF, provide the proper feedback divide ratio to synthesize the exact
use the following equation: output frequency, they may not yield optimal jitter performance
f OUT 1 X at the final output. One reason for this is that the value of MOD
× ODF = defines the period of the SDM, which has a direct impact on the
f Y
REF
spurious output of the SDM. Specifically, in the spectral band
Note that the left side of the equation contains variables with from dc to fPFD, the SDM exhibits spurs at intervals of fPFD/
known quantities. Furthermore, the values are necessarily MOD. Thus, the spectral separation (Δf) of the spurs associated
rational, so the left side is expressible as a ratio of two inte- with the feedback SDM is
gers, X and Y. Following is an example equation.
f PFD
∆f =
66 MOD
625
64 × 6 = 625(66)(6) = 247,500 = X Because the SDM is in the feedback path of the PLL, these spurs
26 26(64) 1664 Y appear in the output signal as spurious components offset by Δf
from fOUT1. Therefore, a small MOD value pro-duces relatively
In the context of the AD9552, X/Y is always an improper large spurs with relatively large frequency offsets from fOUT1,
fraction. Therefore, it is expressible as the sum of an integer, whereas a large MOD value produces smaller spurs but more
N, and the proper fraction, R/Y (R and Y are integers). closely spaced to fOUT1. Clearly, the value of MOD has a direct
impact on the spurious content (that is, jitter) at OUT1.
X R
=N+ Generally, the largest possible MOD value yields the smallest spurs.
Y Y
Thus, it is desirable to scale MOD and FRAC by the integer part
247,500 R
=N+ of 220 divided by the value of MOD obtained previously. In the
1664 Y example, the value of MOD is 416, yield-ing a scale factor of 2520
This particular example yields N = 148, Y = 1664, and (the integer part of 220/416). A scale factor of 2520 leads to FRAC
R = 1228. To arrive at this result, use long division to convert = 307 × 2520 = 773,640 and MOD = 416 × 2520 = 1,048,320.
the improper fraction, X/Y, to an integer (N) and a proper
LOW DROPOUT (LDO) REGULATORS
fraction (R/Y). Note that dividing Y into X by means of
long division yields an integer, N, and a remainder, R. The The AD9552 is powered from a single 3.3 V supply and contains
proper fraction has a numerator (R, the remainder) and a on-chip LDO regulators for each function to eliminate the need
denominator (Y, the divisor), as shown in Figure 21. for external LDOs. To ensure optimal performance, each LDO
output should have a 0.47 μF capacitor connected between its
N
Y X access pin and ground, and this capacitor should be kept as
X R
close to the device as possible.
07806-005
–NY =N+
Y Y
R
Figure 21. Example Long Division
Rev. E | Page 18 of 32
Data Sheet AD9552
APPLICATIONS INFORMATION
THERMAL PERFORMANCE
Table 13. Thermal Parameters for the 32-Lead LFCSP Package
Symbol Thermal Characteristic Using a JEDEC51-7 Plus JEDEC51-5 2S2P Test Board 1 Value 2 Unit
θJA Junction-to-ambient thermal resistance, 0.0 m/sec airflow per JEDEC JESD51-2 (still air) 40.5 °C/W
θJMA Junction-to-ambient thermal resistance, 1.0 m/sec airflow per JEDEC JESD51-6 (moving air) 35.4 °C/W
θJMA Junction-to-ambient thermal resistance, 2.5 m/sec airflow per JEDEC JESD51-6 (moving air) 31.8 °C/W
θJB Junction-to-board thermal resistance, 1.0 m/sec airflow per JEDEC JESD51-8 (moving air) 23.3 °C/W
θJC Junction-to-case thermal resistance (die-to-heat sink) per MIL-Std 883, Method 1012.1 4.2 °C/W
ΨJT Junction-to-top-of-package characterization parameter, 0 m/sec airflow per JEDEC JESD51-2 (still air) 0.4 °C/W
1
The exposed pad on the bottom of the package must be soldered to ground to achieve the specified thermal performance.
2
Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the
application to determine whether they are similar to those assumed in these calculations.
The AD9552 is specified for an ambient temperature (TA). To Values of θJA are provided for package comparison and PCB design
ensure that TA is not exceeded, an airflow source can be used. considerations. θJA can be used for a first-order approximation
Use the following equation to determine the junction tempera- of TJ using the following equation:
ture on the application PCB: TJ = TA + (θJA × PD)
TJ = TCASE + (ΨJT × PD) where TA is the ambient temperature (°C).
where: Values of θJC are provided for package comparison and PCB
TJ is the junction temperature (°C). design considerations when an external heat sink is required.
TCASE is the case temperature (°C) measured by the customer
at the top center of the package. Values of θJB are provided for package comparison and PCB
ΨJT is the value indicated in Table 13. design considerations.
PD is the power dissipation (see the Specifications section).
Rev. E | Page 19 of 32
AD9552 Data Sheet
CS 12
(Bits[W1:W0]) does not include the 2-byte instruction. CS can
Figure 22. Serial Control Port be raised after each sequence of eight bits to stall the bus (except
after the last byte, where it ends the cycle). When the bus is stalled,
OPERATION OF THE SERIAL CONTROL PORT the serial transfer resumes when CS is lowered. Stalling on nonbyte
Framing a Communication Cycle with CS boundaries resets the serial control port.
The CS line gates the communication cycle (a write or a read oper- Read
ation). CS must be brought low to initiate a communication cycle. If the instruction word is for a read operation (Bit I15 = 1), the
The CS stall high function is supported in modes where three next N × 8 SCLK cycles clock out the data from the address
or fewer bytes of data (plus instruction data) are transferred. specified in the instruction word, where N is 1, 2, 3, or 4, as
Bits[W1:W0] must be set to 00, 01, or 10 (see Table 14). In these determined by Bits[W1:W0]. In this case, 4 is used for streaming
modes, CS may temporarily return high on any byte boundary, mode, where four or more words are transferred per read. The
allowing time for the system controller to process the next byte. data read back is valid on the falling edge of SCLK.
CS can go high on byte boundaries only and can go high during The default mode of the AD9552 serial control port is bidirec-
either part (instruction or data) of the transfer. During this period, tional mode, and the data read back appears on the SDIO pin.
Rev. E | Page 20 of 32
Data Sheet AD9552
By default, a read request reads the register value that is currently MSB/LSB FIRST TRANSFERS
in use by the AD9552. However, setting Register 0x04[0] = 1 The AD9552 instruction word and byte data can be MSB first or
causes the buffered registers to be read instead. The buffered LSB first. The default for the AD9552 is MSB first. The LSB first
registers are the ones that take effect during the next I/O update. mode can be set by writing a 1 to Register 0x00[6] and requires
that an I/O update be executed. Immediately after the LSB first
CONTROL REGISTERS
SCLK 13
REGISTER BUFFERS
bit is set, all serial control port operations are changed to LSB
SERIAL
AD9552 first order.
SDIO 14 CONTROL REGISTER
CORE
PORT UPDATE When MSB first mode is active, the instruction and data bytes
EXECUTE AN
must be written from MSB to LSB. Multibyte data transfers in
CS 12
MSB first format start with an instruction byte that includes the
07806-007
INPUT/OUTPUT
UPDATE
register address of the most significant data byte. Subsequent
Figure 23. Relationship Between the Serial Control Port Register Buffers and data bytes must follow in order from high address to low address.
the Control Registers
In MSB first mode, the serial control port internal address gen-
The AD9552 uses Register 0x00 to Register 0x34. Although the erator decrements for each data byte of the multibyte transfer cycle.
AD9552 serial control port allows both 8-bit and 16-bit instruc- When LSB first = 1 (LSB first), the instruction and data bytes
tions, the 8-bit instruction mode provides access to five address must be written from LSB to MSB. Multibyte data transfers
bits (Address Bits[A4:A0]) only, which restricts its use to Address in LSB first format start with an instruction byte that includes
Space 0x00 to Address Space 0x01. The AD9552 defaults to 16-bit the register address of the least significant data byte followed
instruction mode on power-up, and the 8-bit instruction mode by multiple data bytes. The serial control port internal byte
is not supported. address generator increments for each data byte of the multibyte
INSTRUCTION WORD (16 BITS) transfer cycle.
The MSB of the instruction word (see Table 15) is R/W, which The AD9552 serial control port register address decrements from
indicates whether the instruction is a read or a write. The next the register address just written toward 0x00 for multibyte I/O
two bits, W1 and W0, are the transfer length in bytes. The final operations if the MSB first mode is active (default). If the LSB
13 bits are the address bits (Address Bits[A12:A0]) at which the first mode is active, the serial control port register address
read or write operation is to begin. increments from the address just written toward 0x34 for
multibyte I/O operations.
For a write, the instruction word is followed by the number of
bytes of data indicated by Bits[W1:W0], which is interpreted Unused addresses are not skipped during multibyte I/O operations.
according to Table 14. The user should write the default value to a reserved register and
should write only zeros to unmapped registers. Note that it is more
Address Bits[A12:A0] select the address within the register map
efficient to issue a new write command than to write the default
that is written to or read from during the data transfer portion
value to more than two consecutive reserved (or unmapped)
of the communication cycle. The AD9552 uses all of the 13-bit
registers.
address space. For multibyte transfers, this address is the starting
byte address.
Table 15. Serial Control Port, 16-Bit Instruction Word, MSB First
MSB LSB
I15 I14 I13 I12 I11 I10 I9 I8 I7 I6 I5 I4 I3 I2 I1 I0
R/W W1 W0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
Table 16. Definition of Terms Used in Serial Control Port Timing Diagrams
Parameter Description
tCLK Period of SCLK
tDV Read data valid time (time from falling edge of SCLK to valid data on SDIO)
tDS Setup time between data and rising edge of SCLK
tDH Hold time between data and rising edge of SCLK
tS Setup time between CS and SCLK
tH Hold time between CS and SCLK
tHIGH Minimum period that SCLK should be in a logic high state
tLOW Minimum period that SCLK should be in a logic low state
Rev. E | Page 21 of 32
AD9552 Data Sheet
CS
07806-008
16-BIT INSTRUCTION HEADER REGISTER (N) DATA REGISTER (N – 1) DATA
Figure 24. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes Data
CS
SCLK
DON'T CARE DON'T CARE
07806-009
16-BIT INSTRUCTION HEADER REGISTER (N) DATA REGISTER (N – 1) DATA REGISTER (N – 2) DATA REGISTER (N – 3) DATA
Figure 25. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes Data
tHIGH
tDS
tS tDH tCLK tH
tLOW
CS
07806-010
Figure 26. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements
CS
SCLK
tDV
07806-011
Figure 27. Timing Diagram for Serial Control Port Register Read
CS
07806-012
16-BIT INSTRUCTION HEADER REGISTER (N) DATA REGISTER (N + 1) DATA
Figure 28. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes Data
tS tH
CS
tCLK
tHIGH tLOW
tDS
SCLK
tDH
07806-013
Rev. E | Page 22 of 32
Data Sheet AD9552
REGISTER MAP
A bit that is labeled “aclr” is an active high, autoclearing bit. When set to a Logic 1 state, the control logic automatically returns it to a
Logic 0 state upon completion of the indicated task.
Rev. E | Page 24 of 32
Data Sheet AD9552
PLL Charge Pump and PFD Control (Register 0x0A to Register 0x0D)
Table 19.
Address Bit Bit Name Description
0x0A [7:0] Charge pump current control These bits set the magnitude of the PLL charge pump current. The granularity is
~3.5 μA with a full-scale magnitude of ~900 μA. Register 0x0A is ineffective unless
Register 0x0B[7] = 1. Default is 0x80, or ~448 μA.
0x0B 7 Enable SPI control of charge Controls functionality of Register 0x0A.
pump current 0 = the device automatically controls the charge pump current (default).
1 = charge pump current defined by Register 0x0A.
6 Enable SPI control of Controls functionality of Register 0x0D[7:6].
antibacklash period 0 = the device automatically controls the antibacklash period (default).
1 = antibacklash period defined by Register 0x0D[7:6].
[5:4] CP mode Controls the mode of the PLL charge pump.
00 = tristate.
01 = pump up.
10 = pump down.
11 = normal (default).
3 Enable CP mode control Controls functionality of Bits[5:4] (CP mode).
0 = the device automatically controls the charge pump mode (default).
1 = charge pump mode is defined by Bits[5:4].
2 PFD feedback input edge control Selects the polarity of the active edge of the PLL’s feedback input.
0 = positive edge (default).
1 = negative edge.
1 PFD reference input edge control Selects the polarity of the active edge of the PLL’s reference input.
0 = positive edge (default).
1 = negative edge.
0 Force VCO to midpoint frequency Selects VCO control voltage functionality.
0 = normal VCO operation (default).
1 = force VCO control voltage to midscale.
0x0C 7 Unused Unused.
6 CP offset current polarity Selects the polarity of the charge pump offset current of the PLL. This bit is ineffective
unless Bit 3 = 1.
0 = pump up (default).
1 = pump down.
[5:4] CP offset current Controls the magnitude of the charge pump offset current of the PLL as a fraction of
the value in Register 0x0A. This bit is ineffective unless Bit 3 = 1.
00 = 1/2 (default).
01 = 1/4.
10 = 1/8.
11 = 1/16.
3 Enable CP offset current control Controls functionality of Bits[6:4].
0 = the device automatically controls charge pump offset current (default).
1 = charge pump offset current defined by Bits[6:4].
2:0 Reserved
0x0D [7:6] Antibacklash control Controls the PFD antibacklash period of the PLL. These bits are ineffective unless
Register 0x0B[6] = 1.
00 = minimum (default).
01 = low.
10 = high.
11 = maximum.
[5:1] Unused Unused.
0 PLL lock detector power-down Controls power-down of the PLL lock detector.
0 = lock detector active (default).
1 = lock detector powered down.
Rev. E | Page 25 of 32
AD9552 Data Sheet
VCO Control (Register 0x0E to Register 0x10)
Table 20.
Address Bit Bit Name Description
0x0E 7 Calibrate VCO Initiates VCO calibration (this is an autoclearing bit). This bit is ineffective unless Bit 2 = 1.
6 Enable ALC Enables automatic level control (ALC) of the VCO.
0 = Register 0x0F[7:2] defines the VCO level.
1 = the device automatically controls the VCO level (default).
[5:3] ALC threshold Controls the VCO ALC threshold detector level from minimum (000) to maximum
(111).
The default is 110.
2 Enable SPI control of VCO Enables functionality of Bit 7 1.
calibration 0 = the device automatically performs VCO calibration (default).
1 = Bit 7 controls VCO calibration.
1 Boost VCO supply Selects VCO supply voltage.
0 = normal supply voltage (default).
1 = increase supply voltage by 100 mV.
0 Enable SPI control of VCO band Controls VCO band setting functionality.
setting 0 = the device automatically selects the VCO band (default).
1 = VCO band defined by Register 0x10[7:1].
0x0F [7:2] VCO level control Controls the VCO amplitude from minimum (00 0000) to maximum (11 1111). The
default is 10 0000.
These bits are ineffective unless 0x0E[6] = 0.
[1:0] Unused Unused.
0x10 [7:1] VCO band control Controls the VCO frequency band from minimum (000 0000) to maximum (111 1111).
The default is 100 0000.
0 Unused Unused.
1
An I/O update must be asserted after setting this bit and before issuing a SPI-controlled VCO calibration (writing 1 to Register 0x0E, Bit 7).
Rev. E | Page 26 of 32
Data Sheet AD9552
Address Bit Bit Name Description
0x18 [7:3] P1 divider Bits[4:0] of the 6-bit P1 divider for OUT1 (1 ≤ P1 ≤ 63). Do not set these bits to 000000. Default is
P1 = 10 0000 (32). The P1 bits are ineffective unless Register 0x19[7] = 1.
[2:0] P0 divider The 3-bit P0 divider for OUT1. The P0 divide value is as follows:
000 = 4 (default).
001 = 5.
010 = 6.
011 = 7.
100 = 8.
101 = 9.
110 = 10.
111 = 11.
The P0 bits are ineffective unless Register 0x19[7] = 1.
0x19 7 Enable SPI control of Controls functionality of OUT1 dividers.
OUT1 dividers 0 = OUT1 dividers defined by the Y[5:0] pins (default).
1 = contents of Register 0x17 and Register 0x18 define OUT1 dividers (P0 and P1).
[6:0] Unused Unused.
Rev. E | Page 27 of 32
AD9552 Data Sheet
OUT1 Driver Control (Register 0x32)
Table 24.
Address Bit Bit Name Description
0x32 7 OUT1 drive strength Controls the output drive capability of the OUT1 driver.
0 = weak.
1 = strong (default).
6 OUT1 power-down Controls power-down functionality of the OUT1 driver.
0 = OUT1 active (default).
1 = OUT1 powered down.
[5:3] OUT1 mode control OUT1 driver mode selection.
000 = CMOS, both pins active.
001 = CMOS, positive pin active, negative pin tristate.
010 = CMOS, positive pin tristate, negative pin active.
011 = CMOS, both pins tristate.
100 = LVDS.
101 = LVPECL (default).
110 = not used.
111 = not used.
[2:1] OUT1 CMOS polarity Selects the polarity of the OUT1 pins in CMOS mode.
00 = positive pin logic is true = 1, false = 0/negative pin logic is true = 0, false = 1 (default).
01 = positive pin logic is true = 1, false = 0/negative pin logic is true = 1, false = 0.
10 = positive pin logic is true = 0, false = 1/negative pin logic is true = 0, false = 1.
11 = positive pin logic is true = 0, false = 1/negative pin logic is true = 1, false = 0.
These bits are ineffective unless Bits[5:3] select CMOS mode.
0 Enable SPI control of OUT1 Controls OUT1 driver functionality.
driver control 0 = OUT1 is LVDS or LVPECL, per the OUTSEL pin (Pin 15) (default).
1 = OUT1 functionality defined by Bits[7:1].
Rev. E | Page 28 of 32
Data Sheet AD9552
OUT2 Driver Control (Register 0x34)
Table 26.
Address Bit Bit Name Description
0x34 7 OUT2 drive strength Controls the output drive capability of the OUT2 driver.
0 = weak.
1 = strong (default).
6 OUT2 power-down Controls power-down functionality of the OUT2 driver.
0 = OUT2 active (default).
1 = OUT2 powered down.
[5:3] OUT2 mode control OUT2 driver mode selection.
000 = CMOS, both pins active.
001 = CMOS, positive pin active, negative pin tristate.
010 = CMOS, positive pin tristate, negative pin active.
011 = CMOS, both pins tristate.
100 = LVDS.
101 = LVPECL (default).
110 = not used.
111 = not used.
[2:1] OUT2 CMOS polarity Selects the polarity of the OUT2 pins in CMOS mode.
00 = positive pin logic is true = 1, false = 0/negative pin logic is true = 0, false = 1 (default).
01 = positive pin logic is true = 1, false = 0/negative pin logic is true = 1, false = 0.
10 = positive pin logic is true = 0, false = 1/negative pin logic is true = 0, false = 1.
11 = positive pin logic is true = 0, false = 1/negative pin logic is true = 1, false = 0.
These bits are ineffective unless Bits[5:3] select CMOS mode.
0 Enable SPI control of OUT2 Controls OUT2 driver functionality.
driver control 0 = OUT2 is LVDS or LVPECL, per the OUTSEL pin (Pin 15) (default).
1 = OUT2 functionality defined by Bits[7:1].
Rev. E | Page 29 of 32
AD9552 Data Sheet
OUTLINE DIMENSIONS
5.10 0.30
5.00 SQ 0.25
PIN 1 4.90 0.18
INDICATOR PIN 1
25 32 INDICATOR
24 1
0.50
BSC
EXPOSED 3.25
PAD
3.10 SQ
2.95
17 8
16 9
0.50 0.25 MIN
TOP VIEW 0.40 BOTTOM VIEW
0.30 FOR PROPER CONNECTION OF
0.80 THE EXPOSED PAD, REFER TO
0.75 THE PIN CONFIGURATION AND
0.05 MAX FUNCTION DESCRIPTIONS
0.70 SECTION OF THIS DATA SHEET.
0.02 NOM
COPLANARITY
0.08
SEATING 0.20 REF
PLANE
112408-A
COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.
ORDERING GUIDE
Model 1 Temperature Range Package Description Package Option
AD9552BCPZ −40°C to +85°C 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-32-7
AD9552BCPZ-REEL7 −40°C to +85°C 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-32-7
AD9552/PCBZ Evaluation Board
1
Z = RoHS Compliant Part.
Rev. E | Page 30 of 32
Data Sheet AD9552
NOTES
Rev. E | Page 31 of 32
AD9552 Data Sheet
NOTES
Rev. E | Page 32 of 32