Professional Documents
Culture Documents
Design PR
Design PR
Abstract – A control of a three-phase four-leg autonomous harmonic distortion of the output currents and voltages for a
voltage inverter (VSI) based on scalar PR-controllers with as given switching frequency [8]. However, despite these
part of an autonomous power supply system (APS) is advantages, these methods include a large number of
presented. The proposed method independently controls each complex calculations [9]. PWM is simpler than SVM, but it
phase load voltage in the coordinate system ABC. The control has some drawbacks, in particular, it provides a worse
system of the VSI consists of an outer control loop for harmonic composition and has no ability to modulate the
controlling the load voltages and an inner control loop for zero sequence voltage in the neutral line. To solve these
controlling the output current of the VSI. To analyze the shortcomings, PWM varieties are proposed, such as digital,
stability of the system and design the PR regulators, the root discontinuous, and scalar PWM [10]–[12].
locus and the Bode diagram are used. The control signals To achieve the high ability of inverters to compensate for
applied for the VSI switches are provided by Scalar PWM. voltage imbalances and harmonic distortion, proper control
Studies of operating modes of APS are carried out using
is required [13]. Linear regulators are well suited to control
the modulated voltage of VSIs. The most common
MATLAB/SIMULINK. The proposed method shows good
regulators used in these applications are Proportional-
tracking of the reference output voltage in the static and
Integral-Derivative (PID) regulators in the DQ0 reference
dynamic modes of APS.
frame [14] and proportional-resonant (PR) regulators in the
αβ0 reference frame [15].
Index Terms – power supply system, PR control, autonomous PID controllers operate with DC values, providing a zero
inverter, Scalar PWM. steady state error. Therefore, they are implemented in the
rotating frame DQ0 using the park transformation [16]. This
I. INTRODUCTION may be a disadvantage in the implementation due to the
additional resources of calculations. In addition, with PID-
558
20th INTERNATIONAL CONFERENCE ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES EDM 2019
e an i oa d i oa v a 2 k i ωc s
ebn = R i ob + L i ob + v b , (5) G PR (s) = k p + (7)
ecn i oc dt i oc v c
s + 2ωc s + ω n2
2
i oa i a d v a
i ob = i b + C v (6) Where kp is the proportional gain, and ki is the integral gain
i oc i c dt v bc
of the resonant regulator, ωn is the angular frequency of the
output signal, and ωc is the frequency of the resonance
bandwidth. The PR-regulator provides high gain at the main
frequency of the load voltage (ωn = 2*π*50 rad/s) and zero
gain for other frequencies. ωc is used to reduce the sensitivity
of the controller to any deviation of the frequency of the
reference signal under non-ideal conditions. The Bode plot
of the transfer function of the PR controller is shown in
Fig. 4, where kp = 1, ki = 100, ωn = 314 rad/s and ωc = 1 rad/s.
Fig. 2. Per-phase representation of APS.
559
20th INTERNATIONAL CONFERENCE ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES EDM 2019
* * *
Where v a , v b , and v c are reference values for load
voltage. The voltage control loop scheme can be obtained by
substituting (11) in (6):
i oa
* v a* −v a
* i a *
i ob = i b + G PR (s) v b* −v b , (12)
*
i oc i c v c −v c
By using expressions (10) and (12), the schematic diagram
of the APS with the proposed control scheme can be
synthesized in Fig. 5. The proposed control system operates
in ABC coordinates, which makes it possible to
independently regulate each phase load voltage. Moreover,
additional decoupling loops are not required, which
simplifies the design of the controller.
A. Current Control Loop The model of the internal control loop current is shown in
Fig. 6. Root locus and Bode plot corresponding APS model
From (5) the voltage drop across the inductance of the LC with current control loop are shown in Fig. 7 and 8,
filter can be expressed as: respectively. The root locus shows that all the roots of the
system are on the left side, and the system is stable for all
v fa i oa d i oa gain values of the proportional controller.
v fb = R i ob + L i ob The open loop transfer function of the APS model with
v fc i oc dt i oc , (8) the current control loop can be written as:
kZ L Cs
G1 (s) = (13)
If the proportional controller is employed to regulate the (CZ L s + 1)(Ls + R ) + Z L
voltage drop based on the current feedback control, i.e.
The gain of the proportional current controller can be
i oa
*
− i oa obtained in accordance with the desired bandwidth
v fa *
v fb = k − i ob frequency using the Bode diagram [17]. The bandwidth
i ob (9) frequency ωbi can be maybe calculated based on the
v fc *
i oc − i oc
expression:
* * * 20log(G ( j ωb i )) = − 20 dB , (14)
Where ioa, iob , and ioc are reference values for the
inverter output currents. Taking into account expression (9)
with (5), we will have:
i oa
*
− i oa v
e an * a
ebn = ( k ) i ob − i ob + + v b , (10)
ecn i oc − i oc v c
*
560
20th INTERNATIONAL CONFERENCE ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES EDM 2019
Fig. 9. The block diagram of APS with current and voltage control loops.
Fig. 7. Root locus of the transfer function G1(s).
561
20th INTERNATIONAL CONFERENCE ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES EDM 2019
v v
Where M ax and Min are the maximum and minimum
voltage values selected among the three reference voltages
Fig. 13. The topology of the three-phase nonlinear unbalanced loads.
for each sample time. μ is the distribution ratio through
which the access time to the "zero" voltage vectors TABLE I
("timing") is selected. In fact, the "timing" of the zero- SYSTEM PARAMETERS
voltage vectors is the period during which all the upper keys Parameters Values
of the VSI are closed or open. The distribution ratio should DC input voltage of the inverter Vdc = 640 V
be selected in the interval between 0 and 1 [19], and in this Internal resistance of the input
Rs = 0.5 Ω
voltage source
article, it is chosen to be 0.5.
Sampling time Ts = 20 µs
The scalar PWM can simply be realized with the Switching frequency fs = 5000Hz
calculation of the zero sequence voltage, as shown in the DC-link capacitance Cdc = 1000 µF
block diagram of Fig. 12. LC filter L = 2.5 mH, C= 80 µF
Balanced loads Ra = Rb = Rc = 20 Ω
VI. SIMULATION RESULTS TABLE II
Mathematical modeling and simulation are carried out in LOAD PARAMETERS
the MATLAB / SIMULINK environment. The parameters Case Load
used in the simulation are shown in Table I. Various case 1) Unbalanced resistive load Ra = 5Ω, Rb = 10Ω, Rc = ∞
studies of modeling under various loads are performed to Ra = 5Ω, Rb = 10Ω, Rc = ∞
2) Unbalanced inductive load
show the verification of the performance of the proposed La = 10mH, Lb = 30mH
scheme of the PR controller with the scalar PWM in steady La' = 50 mH, Ra'=20 Ω,
state and transient conditions. Rb1'=1 Ω, Rb2'=60 Ω,
3) Nonlinear unbalanced load Cb'=3000 µF,
A. Steady-state performance Lc'= 20 mH,
Rc'=70 Ω, Cc'= 5000 µF
For the static mode of operation of the APS, three
simulation studies are performed. Three-phase asymmetrical
resistive and inductive loads are connected to the inverter. In Due to the non-linearity of the load, the load current is
addition, single-phase non-linear loads is used, the topology substantially non-sinusoidal and the neutral current
of which is shown in Fig. 13. The parameters of the loads circulates through the neutral of the VSI as shown in Fig. 15.
used in the simulation are listed in Table II. At the same time, the output voltages of the APS remain
The load voltages and currents waveforms of 4-leg VSI sinusoidal and symmetrical. The Total Harmonic Distortion
under unbalanced resistive and inductive loads are shown in (THD) of the load voltage is within acceptable limits, not
Fig. 14. The results show that the control strategy is able to exceeding 0.9%. Although the system operates under non-
regulate the load voltage with low harmonic distortion. Load linear and asymmetrical loads, the proposed control
voltages follow the reference voltage well and are sinusoidal algorithm provides a slight voltage ripple in the DC link as
and symmetrical with low harmonic distortion. shown in Fig. 14 and 15.
562
20th INTERNATIONAL CONFERENCE ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES EDM 2019
Fig. 14. Load voltages, load currents, neutral current, and voltage in the DC link: (a) Unbalanced resistive loads (b) Unbalanced inductive loads.
B. Transient performance
A step change from no-load to a balanced resistive load
(Ra = Rb = Rc = 10 Ω) at 0.2 s. is applied, the load voltages
and load currents are shown in Fig. 16. The results show that
the amplitude of the load voltages is not changed after
connecting the load to the inverter. Moreover, the transient
Fig. 15. Load voltages, load currents, neutral current, and voltage in the response is very fast with low overshoot level.
DC link: Nonlinear unbalanced load.
563
20th INTERNATIONAL CONFERENCE ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES EDM 2019
564