Professional Documents
Culture Documents
Dropout
1.5 A
NCP565, NCV565
The NCP565/NCV565 low dropout linear regulator will provide
1.5 A at a fixed output voltage or an adjustable voltage down to 0.9 V.
www.onsemi.com
The fast loop response and low dropout voltage make this regulator
ideal for applications where low voltage and good load transient MARKING
response are important. Device protection includes current limit, short DIAGRAMS
circuit protection, and thermal shutdown.
1 D2PAK 3
Features 2 CASE 936 NC
3
FIXED y565D2Txx
• Ultra Fast Transient Response (t1.0 ms) AWLYWWG
Tab = Ground
• Low Ground Current (1.5 mA at Iload = 1.5 A) Pin 1. Vin
• Low Dropout Voltage (0.9 V at Iload = 1.5 A) 2. Ground
3. Vout
• Low Noise (28 mVrms)
• 0.9 V Reference Voltage
• Adjustable Output Voltage from 7.7 V down to 0.9 V NC
D2PAK 5
• 1.2 V, 1.5 V, 2.8 V, 3.0 V, 3.3 V Fixed Output Versions. Other Fixed 1
CASE 936A
y565D2T
5 AWLYWWG
Voltages Available on Request ADJUSTABLE
• Current Limit Protection (3.3 A Typ)
• Thermal Shutdown Protection (160°C) Tab = Ground xx = 12 or 33
• NCV Prefix for Automotive and Other Applications Requiring Pin 1. N.C. y = P or V
2. Vin A = Assembly Location
Unique Site and Control Change Requirements; AEC−Q100 3. Ground WL = Wafer Lot
Qualified and PPAP Capable 4. Vout Y = Year
• These are Pb−Free Devices 5. Adj WW = Work Week
G = Pb−Free
Typical Applications
• Servers DFN6, 3x3.3
P565
MNxx
• ASIC Power Supplies CASE 506AX AYWWG
1 G
• Post Regulation for Power Supplies
xx = Voltage Rating
• Constant Current Source AJ = Adjustable
12 = 1.2 V 30 = 3.0V
15 = 1.5 V 33 = 3.3 V
28 = 2.8 V
SOT−223 AYW
565yy G
CASE 318E G
1
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 11 of this data sheet.
NCP565 NCP565
C1 R1
ADJ 5.6 pF
GND GND
Cin Cout Cin Cout
R2
PIN DESCRIPTION
D2PAK 5 D2PAK 3 DFN6 SOT−223
Pin No. Pin No. Pin No. Pin No. Pin No.
Adj. Version Fixed Version Adj. Version Fixed Version Fixed Version Symbol Description
1 − 1, 2 1, 2, 5 − N.C. −
2 1 3 3 3 Vin Positive Power Supply Input Voltage
3, Tab 2, Tab 6 6 1 Ground Power Supply Ground
4 3 4 4 2, Tab Vout Regulated Output Voltage
5 − 5 − − Adj This pin is to be connected to the sense
resistors on the output. The linear
regulator will attempt to maintain 0.9 V
between this pin and ground. Refer to
the Application Information section for
output voltage setting.
Thermal Thermal
Shutdown Shutdown
Block Block
GND GND
Figure 3. Block Diagram, Fixed Output Figure 4. Block Diagram, Adjustable Output
www.onsemi.com
2
NCP565, NCV565
THERMAL CHARACTERISTICS
Rating Symbol Value Unit
Thermal Characteristics SOT−223 (Notes 1, 2) °C/W
Thermal Resistance, Junction−to−Ambient RqJA 107
Thermal Resistance, Junction−to−Pin RqJP 12
Thermal Characteristics DFN6 (Notes 1, 2) °C/W
Thermal Resistance, Junction−to−Ambient RqJA 176
Thermal Resistance, Junction−to−Pin RqJP 37
Thermal Characteristics D2PAK (5ld) (Notes 1, 2) °C/W
Thermal Resistance, Junction−to−Case RqJC 3
Thermal Resistance, Junction−to−Ambient RqJA 83
Thermal Resistance, Junction−to−Pin RqJP 4
OPERATING RANGES
Rating Symbol Value Unit
Operating Input Voltage (Note 1) Vin Vout + VDO, V
2.5 (Note 3) to 9
www.onsemi.com
3
NCP565, NCV565
ELECTRICAL CHARACTERISTICS (Vin = Vout + 1.6 V, Vout = 0.9 V, TA= 25°C, Cin = Cout = 150 mF, unless otherwise noted, Note 4.)
Characteristic Symbol Min Typ Max Unit
ADJUSTABLE OUTPUT VERSION
Reference Voltage (10 mA < Iout < 1.5 A; Vout + 1.6 V < Vin < 9.0 V; TA = −10 to 105°C) Vref 0.882 0.9 0.918 V
(−2%) (+2%)
Reference Voltage (10 mA < Iout < 1.5 A; Vout + 1.6 V < Vin < 9.0 V; TA = −40 to 125°C) Vref 0.873 0.9 0.927 V
(−3%) (+3%)
ADJ Pin Current (Note 5) IAdj − 30 − nA
Line Regulation (Iout = 10 mA) (Note 5) Regline − 0.03 − %
Load Regulation (10 mA < Iout < 1.5 A) (Note 5) Regload − 0.03 − %
Dropout Voltage (Iout = 1.5 A, Vout = 2.5 V) (Note 6) Vdo − 0.9 1.3 V
Current Limit Ilim 1.6 3.3 − A
Ripple Rejection (120 Hz; Iout = 1.5 A) (Note 5) RR − 85 − dB
Ripple Rejection (1 kHz; Iout = 1.5 A) (Note 5) RR − 75 − dB
Ground Current (Iout = 1.5 A) IGND − 1.5 3.0 mA
Output Noise Voltage (f = 100 Hz to 100 kHz, Iout = 1.5 A) (Note 5) Vn − 28 − mVrms
Thermal Shutdown Protection (Note 5) TSHD − 160 − _C
FIXED OUTPUT VOLTAGE (Vin = Vout + 1.6 V, TA = 25°C, Cin = Cout = 150 mF, unless otherwise noted, Note 4.)
Output Voltage (10 mA < Iout < 1.5 A; 2.8 V < Vin < 9.0 V; TA = −10 to 105°C) Vout 1.176 1.2 1.224 V
1.2 V version (−2%) (+2%)
Output Voltage (10 mA < Iout < 1.5 A; 2.8 V < Vin < 9.0 V; TA = −40 to 125°C) Vout 1.164 1.2 1.236 V
1.2 V version (−3%) (+3%)
Output Voltage (10 mA < Iout < 1.5 A; 3.1 V < Vin < 9.0 V; TA = −10 to 105°C) Vout 1.470 1.5 1.530 V
1.5 V version (−2%) (+2%)
Output Voltage (10 mA < Iout < 1.5 A; 3.1 V < Vin < 9.0 V; TA = −40 to 125°C) Vout 1.455 1.5 1.545 V
1.5 V version (−3%) (+3%)
Output Voltage (10 mA < Iout < 1.5 A; 4.4 V < Vin < 9.0 V; TA = −10 to 105°C) Vout 2.744 2.8 2.856 V
2.8 V version (−2%) (+2%)
Output Voltage (10 mA < Iout < 1.5 A; 4.4 V < Vin < 9.0 V; TA = −40 to 125°C) Vout 2.716 2.8 2.884 V
2.8 V version (−3%) (+3%)
Output Voltage (10 mA < Iout < 1.5 A; 4.6 V < Vin < 9.0 V; TA = −10 to 105°C) Vout 2.940 3.0 3.060 V
3.0 V version (−2%) (+2%)
Output Voltage (10 mA < Iout < 1.5 A; 4.6 V < Vin < 9.0 V; TA = −40 to 125°C) Vout 2.910 3.0 3.090 V
3.0 V version (−3%) (+3%)
Output Voltage (10 mA < Iout < 1.5 A; 4.9 V < Vin < 9.0 V; TA = −10 to 105°C) Vout 3.234 3.3 3.366 V
3.3 V version (−2%) (+2%)
Output Voltage (10 mA < Iout < 1.5 A; 4.9 V < Vin < 9.0 V; TA = −40 to 125°C) Vout 3.201 3.3 3.399 V
3.3 V version (−3%) (+3%)
Line Regulation (Iout = 10 mA) (Note 5) Regline − 0.03 − %
Load Regulation (10 mA < Iout < 1.5 A) (Note 5) Regload − 0.03 − %
Dropout Voltage (Iout = 1.5 A, Vout = 2.5 V) (Note 6) Vdo − 0.9 1.3 V
Current Limit Ilim 1.6 3.3 − A
Ripple Rejection (120 Hz; Iout = 1.5 A) (Note 5) RR − 85 − dB
Ripple Rejection (1 kHz; Iout = 1.5 A) (Note 5) RR − 75 − dB
Ground Current (Iout = 1.5 A) IGND − 1.5 3.0 mA
Output Noise Voltage (f = 100 Hz to 100 kHz, Vout = 1.2 V, Iout = 1.5 A) (Note 5) Vn − 38 − mVrms
Thermal Shutdown Protection (Note 5) TSHD − 160 − _C
4. Performance guaranteed over specified operating conditions by design, guard banded test limits, and/or characterization, production tested at
TJ = TA = 25_C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
5. Typical values are based on design and/or characterization.
6. Dropout voltage is a measurement of the minimum input/output differential at full load.
www.onsemi.com
4
NCP565, NCV565
TYPICAL CHARACTERISTICS
0.9005 3.302
0.9000 3.300
0.8995 3.298
0.8990 3.296
0.8985 3.294
0.8970 3.288
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
Figure 5. Output Voltage vs. Temperature Figure 6. Output Voltage vs. Temperature
3.80 1.2
ISC, SHORT CIRCUIT CURRENT LIMIT (A)
3.50 0.8
3.10 0.2
3.00 0
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
Figure 7. Short Circuit Current Limit Figure 8. Dropout Voltage vs. Temperature
vs. Temperature
1.60 1.80
1.70
IGND, GROUND CURRENT (mA)
IGND, GROUND CURRENT (mA)
1.55
1.65
1.50 1.60
1.50
1.40
1.45
1.35 1.40
1.30 1.35
−50 −25 0 25 50 75 100 125 150 0 300 600 900 1200 1500
TJ, JUNCTION TEMPERATURE (°C) Iout, OUTPUT CURRENT (mA)
Figure 9. Ground Current vs. Temperature Figure 10. Ground Current vs. Output Current
www.onsemi.com
5
NCP565, NCV565
TYPICAL CHARACTERISTICS
100 1000
90
80
RIPPLE REJECTION (dB)
Unstable
70
100
60
ESR (W)
50
40
Iout = 1.5 A 10
30
20 Vout = 3.3 V
Stable
10 Cout = 10 mF
0 1
10 100 1000 10000 100000 1000000 0 250 500 750 1000 1250 1500
F, FREQUENCY (Hz) OUTPUT CURRENT (mA)
Figure 11. Ripple Rejection vs. Frequency Figure 12. Output Capacitor ESR Stability vs.
Output Current
10 10
OUTPUT VOLTAGE
OUTPUT VOLTAGE
DEVIATION (mV)
DEVIATION (mV)
0 0
−10 −10
−20 Vin = 4.59 V −20 Vin = 4.59 V
Vout = 0.9 V Vout = 0.9 V
−30 −30
−40 −40
CURRENT (A)
CURRENT (A)
Iout, OUTPUT
Iout, OUTPUT
1.50 1.50
1.00 1.00
0.50 0.50
0 0
0 50 100 150 200 250 300 350 400 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
TIME (nS) TIME (ms)
Figure 13. Load Transient from 10 mA to 1.5 A Figure 14. Load Transient from 10 mA to 1.5 A
50 50
OUTPUT VOLTAGE
OUTPUT VOLTAGE
DEVIATION (mV)
DEVIATION (mV)
40 40
30 Vin = 4.59 V 30 Vin = 4.59 V
Vout = 0.9 V Vout = 0.9 V
20 20
10 10
0 0
1.50
CURRENT (A)
CURRENT (A)
Iout, OUTPUT
Iout, OUTPUT
1.00 1.50
0.50 1.00
0 0.50
−50 0
0 50 100 150 200 250 300 350 400 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6
TIME (nS) TIME (ms)
Figure 15. Load Transient from 1.5 A to 10 mA Figure 16. Load Transient from 1.5 A to 10 mA
www.onsemi.com
6
NCP565, NCV565
TYPICAL CHARACTERISTICS
100 100
90 90
80 80
70 70
60 60 Vin = 3.0 V
Vin = 3.0 V Vout = 0.9 V
50 50
Vout = 0.9 V Iout = 1.5 A
40 Iout = 10 mA 40
30 30
20 20
10 10
0 0
Start 1.0 kHz Stop 100 kHz Start 1.0 kHz Stop 100 kHz
FREQUENCY (kHz) FREQUENCY (kHz)
Figure 17. Noise Density vs. Frequency Figure 18. Noise Density vs. Frequency
NOTE: Typical characteristics were measured with the same conditions as electrical characteristics.
APPLICATION INFORMATION
www.onsemi.com
7
NCP565, NCV565
GEN
Vout
−VCC V
NCP565
Vin RL
Evaluation Board
Pulse + GND
+
GND
PCB Layout Considerations several capacitors in parallel. This reduces the overall ESR
Good PCB layout plays an important role in achieving and reduces the instantaneous output voltage drop under
good load transient performance. Because it is very sensitive transient load conditions. The output capacitor network
to its PCB layout, particular care has to be taken when should be as close as possible to the load for the best results.
tackling Printed Circuit Board (PCB) layout. The figures The schematic of NCP565 typical application circuit, which
below give an example of a layout where parasitic elements this PCB layout is base on, is shown in Figure 20. The output
are minimized. For microprocessor applications it is voltage is set to 3.3 V for this demonstration board according
customary to use an output capacitor network consisting of to the feedback resistors in the Table 1.
2 4 Vout
Vin Vin Vout
NCP565
1 5
C1 C2 NC Adj C4 C3 C3
150 m 150 m GND 10 m 150 m 150 m
3
GND
GND
R2 R1
15.8 k 42.2 k
C6
5.6 p
www.onsemi.com
8
NCP565, NCV565
NCP565
ON Semiconductor
www.onsemi.com
D1
R2
R1C6
VIN VOUT
C2
C3
C4
C5
C1
GND GND
July, 2003
www.onsemi.com
9
NCP565, NCV565
160 DFN 1 oz Cu
1N4002 (Optional)
Vin Vout DFN 2 oz Cu
Vin Vout 140
SOT−223 1 oz Cu
qJA (°C/W)
R2 60
40
0 50 100 150 200 250 300 350 400 450 500
Figure 24. Protection Diode for Large COPPER HEAT−SPREADER AREA (mm sq)
Output Capacitors Figure 25. Thermal Resistance
www.onsemi.com
10
NCP565, NCV565
ORDERING INFORMATION
Device Nominal Output Voltage** Package Shipping†
NCP565D2TG D2PAK 5
50 Units / Tube
(Pb−Free)
NCP565D2TR4G D2PAK 5
Adj 800 / Tape & Reel
(Pb−Free)
NCP565MNADJT2G DFN6
3000 / Tape & Reel
(Pb−Free)
NCP565D2T12G D2PAK 3
50 Units / Tube
(Pb−Free)
NCP565D2T12R4G D2PAK 3
800 / Tape & Reel
(Pb−Free)
Fixed (1.2 V)
NCP565MN12T2G DFN6
3000 / Tape & Reel
(Pb−Free)
NCP565ST12T3G SOT−223
4000 / Tape & Reel
(Pb−Free)
NCP565MN15T2G DFN6
Fixed (1.5 V) 3000 / Tape & Reel
(Pb−Free)
NCP565MN28T2G DFN6
Fixed (2.8 V) 3000 / Tape & Reel
(Pb−Free)
NCP565MN30T2G DFN6
Fixed (3.0 V) 3000 / Tape & Reel
(Pb−Free)
NCP565D2T33G D2PAK 3
50 Units / Tube
(Pb−Free)
NCP565D2T33R4G D2PAK 3
Fixed (3.3 V) 800 / Tape & Reel
(Pb−Free)
NCP565MN33T2G DFN6
3000 / Tape & Reel
(Pb−Free)
www.onsemi.com
11
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
SOT−223 (TO−261)
CASE 318E−04
ISSUE R
SCALE 1:1 DATE 02 OCT 2018
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASB42680B Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
GENERIC
MARKING DIAGRAM*
AYW
XXXXXG
G
1
A = Assembly Location
Y = Year
W = Work Week
XXXXX = Specific Device Code
G = Pb−Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to
device data sheet for actual part marking.
Pb−Free indicator, “G” or microdot “G”, may
or may not be present. Some products may
not follow the Generic Marking.
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASB42680B Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
GENERIC
MARKING DIAGRAM* XXXX = Specific Device Code
A = Assembly Location
XXXXX Y = Year *This information is generic. Please refer to
XXXXX device data sheet for actual part marking.
WW = Work Week
AYWWG Pb−Free indicator, “G” or microdot “G”, may
G = Pb−Free Package or may not be present. Some products may
G
(Note: Microdot may be in either location) not follow the Generic Marking.
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98AON21930D Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
D2PAK
CASE 936−03
ISSUE E
DATE 29 SEP 2015
SCALE 1:1
NOTES:
T T 1. DIMENSIONING AND TOLERANCING PER ANSI
TERMINAL 4 Y14.5M, 1982.
C C
K A U
2. CONTROLLING DIMENSION: INCHES.
OPTIONAL ED OPTIONAL ES 3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS
A AND K.
CHAMFER CHAMFER
4. DIMENSIONS U AND V ESTABLISH A MINIMUM
S MOUNTING SURFACE FOR TERMINAL 4.
V 5. DIMENSIONS A AND B DO NOT INCLUDE MOLD
B FLASH OR GATE PROTRUSIONS. MOLD FLASH
H DETAIL C DETAIL C AND GATE PROTRUSIONS NOT TO EXCEED
1 2 3 0.025 (0.635) MAXIMUM.
6. SINGLE GAUGE DESIGN WILL BE SHIPPED AF
TER FPCN EXPIRATION IN OCTOBER 2011.
J INCHES MILLIMETERS
F SIDE VIEW BOTTOM VIEW SIDE VIEW DIM MIN MAX MIN MAX
DUAL GAUGE SINGLE GAUGE A 0.386 0.403 9.804 10.236
G CONSTRUCTION CONSTRUCTION B 0.356 0.368 9.042 9.347
2X D C 0.170 0.180 4.318 4.572
XXXXXXG
8.380 ALYWW
16.155
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASH01005A Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
D2PAK 5−LEAD
CASE 936A−02
ISSUE E
DATE 28 JUL 2021
SCALE 1:1
GENERIC
MARKING DIAGRAM*
xx
xxxxxxxxx
AWLYWWG
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASH01006A Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
◊
Mouser Electronics
Authorized Distributor
onsemi:
NCP565D2T NCP565D2T12 NCP565D2T12G NCP565D2T12R4 NCP565D2T12R4G NCP565D2TG
NCP565D2TR4 NCP565D2TR4G NCV565D2T12R4G NCP565D2T33R4G NCP565MN33T2G NCP565D2T33G
NCP565MN12T2G NCP565MNADJT2G NCV565D2TG NCV565D2TR4G NCP565ST12T3G NCP565MN30T2G
NCP565MN15T2G NCP565MN28T2G NCV565ST12T3G