Scribd Logo
Upload

Welcome to Scribd!

  • DSD 2228035

    Uploaded by

    noraye1841
    7 views11 pages
    This document appears to be technical specifications or design documentation for an integrated circuit or digital design. It includes timing diagrams with labeled signals like "clk" and "clear". It also references design elements like cells, I/O ports, and nets. The document discusses the schematic and includes counts of cells, ports, and nets. It mentions registers and multiplexers. In summary, the document provides low-level details about the implementation and timing of an digital circuit design.

    Original Description:

    Original Title

    DSD-2228035

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document appears to be technical specifications or design documentation for an integrated circuit or digital design. It includes timing diagrams with labeled signals like "clk" and "clear". It also references design elements like cells, I/O ports, and nets. The document discusses the schematic and includes counts of cells, ports, and nets. It mentions registers and multiplexers. In summary, the document provides low-level details about the implementation and timing of an digital circuit design.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    7 views11 pages

    DSD 2228035

    Uploaded by

    noraye1841
    This document appears to be technical specifications or design documentation for an integrated circuit or digital design. It includes timing diagrams with labeled signals like "clk" and "clear". It also references design elements like cells, I/O ports, and nets. The document discusses the schematic and includes counts of cells, ports, and nets. It mentions registers and multiplexers. In summary, the document provides low-level details about the implementation and timing of an digital circuit design.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 11

    2229026

    Cauuksisu.
    EiRotibe Talee
    R QuT
    C

    X | X

    S D
    uleeg

    Pu
    Aro
    Ru Dpaue! eue aca mput iu the odo nlesed AND

    DEFael

    )(9 DAiAa Lod '

    AnpkangAl,

    eAntmadul
    eelniccule
    a5o2

    o
    o
    4-Rit
    2 789 LO 2 13 14 15 16

    Dulnul
    Deulaul

    3
    4
    ,6

    15
    lubaoeial pmcdeliA

    Mpdule alyne

    endmoule
    A) CMDS NAND_Cahe
    CMOS

    al
    NANDtI:
    pMos

    oON OFF OEE DN


    Ve soutrat..

    nmes n,Y,A, 1');


    noos n,l, ,r'b0)
    onelnaedele
    Untitled1
    20:)
    150.000 ns
    Name Value 0.000 ns 120.000 ns 40.000 ns 60.000 ns 80.000 ns 100.000 ns 120.000 ns (140.00d
    clk 1

    clea 0
    X

    Schematic ?-0aX

    7 Cells 4 1/0 Ports 17 Nets

    so reg

    dk
    tmpsegl3:0]) D

    RTL REG

    tmpi
    tmp0j RTL_ REG
    O[301
    RTL_MUX
    RTL_LSHIFT
    clear

    You might also like