You are on page 1of 3

Shiv Nadar Institution of Eminence, Deemed to be University

Department of Electrical Engineering Document Number: Version: 1.2


SNU/MAN/EHS/EL/01 Effective Date: 02/01/2023
Title: Communication Engineering Lab Manuals Pages 3

LAB: 02
Signal Sampling and Reconstruction
OBJECTIVE(S):

1. Hardware implementation of sampling circuit using Transistor.


2. Design of Reconstruction filter (Low Pass Filter).
3. Observe the reconstructed signal for different sampling frequencies and duty cycles using
different orders of Low Pass Filter.

MATERIALS / COMPONENTS & EQUIPMENT: DSO, Function Generator (Dual channel), Resistors: 4.7K,
1K, Capacitor: 100nF, Transistor: BC 107 and Bread-board

THEORETICAL BACKGROUND:
The process to convert continuous time signal into a discrete time signal is called sampling.
Sampling theorem: A bandlimited continuous time signal can be represented in its samples and can be
recovered back when sampling frequency fs (how often samples are taken per unit of time or space) is
greater than or equal to the twice the highest frequency component fm of message signal. i. e. fs≥2fm.
1, 0 ≤ t < T/2
Message signal m (t) = A Sinωmt Sampling signal p(t) = { where fs=1/T
0, T/2 < t ≤ T
s (t) = m (t) × p (t)

CIRCUIT DIAGRAMS:

Department of Electrical Engineering, School of Engineering 1


Shiv Nadar Institution of Eminence, Deemed to be University

EXCERCISE:
1) Implement the given schematic on bread-board.
2) Generate the given signals using CH1 & CH2 of Function generator.
Message signal (Sine) m (t): Vm = 1VPP, fm = 300 Hz
Sampling (Pulse) signal p (t): Vs = 1VPP, fS = ……… (as required in given table)
3) Connect these signals to the sampling circuit as shown in figure.

Sampling:
Set the duty cycle of Pulse (Sampling Signal) = 50%
a) Count the number of SAMPLES present in one cycle of sampled signal and pulse width of
any sample for the following cases.

Time Domain Frequency Domain (FFT)


No. of Sample Fundamental Sum & Difference
Case samples Width Frequency frequencies Harmonics (if any)
2fm ˃ fS ˃ fm
fS = 2fm
fS = 7fm

 Attach the graph of Message signal & sampled signal when fS = 7fm.
 Attach the graph of FFT for all cases.
b) Consider the case when fs = 7fm. Measure the following parameters for the given Duty
Cycles.

Time Domain Frequency Domain (FFT)


Sample Pulse Fundamental Sum & Difference Harmonics
Case Duty Cycle Width Frequency frequencies (if any)
< 50% …………
When fs = 7fm
˃ 50%...........

4) Recovery/Reconstruction of Message Signal (fm =300 Hz) from the sampled signal
Observe and record the time domain graph of Message signal & reconstructed signal (using Ist order, IInd
order and IIIrd order Low Pass Filters respectively) and tabulate the results.
Observe & record the FFT of reconstructed message signal.
Ist Order LPF IInd Order LPF IIIrd Order LPF
Time domain FFT Time domain FFT Time domain FFT
Amp Freq Amp Freq Amp Freq Amp Freq Amp Freq Amp Freq
2fm ˃ fS ˃ fm
fS = 2fm
fS = 7fm

Observe the effect of duty cycle on reconstructed message signal.


Case Duty Cycle Amplitude Time period
< 50% …………
When fs = 7fm
˃ 50%...........

Department of Electrical Engineering, School of Engineering 2


Shiv Nadar Institution of Eminence, Deemed to be University
5) Simulate sampling circuit and reconstruction circuit in LT Spice and validate your results.
RESULTS & DISCUSSION:

CONCLUSION:

Undertaking:

Department of Electrical Engineering, School of Engineering 3

You might also like