Scribd Logo
Upload

Welcome to Scribd!

  • Report Digital Intargated Microsystem Design

    Uploaded by

    dunglh.bi12-108
    6 views5 pages
    The document summarizes a student's digital integrated microsystem design project to create a 7-segment display using Verilog. The student wrote Verilog code for the 7-segment display, ran a simulation to generate a waveform, and used a linter tool to produce a schematic. The design used a ROM component to convert binary coded decimal input to the 7-segment display output using lookup tables, input buffers, and output buffers. Finally, the design was implemented on a chip and the location of the resulting netlist was identified.

    Original Description:

    Original Title

    Report-Digital-intargated-microsystem-design

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document summarizes a student's digital integrated microsystem design project to create a 7-segment display using Verilog. The student wrote Verilog code for the 7-segment display, ran a simulation to generate a waveform, and used a linter tool to produce a schematic. The design used a ROM component to convert binary coded decimal input to the 7-segment display output using lookup tables, input buffers, and output buffers. Finally, the design was implemented on a chip and the location of the resulting netlist was identified.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    6 views5 pages

    Report Digital Intargated Microsystem Design

    Uploaded by

    dunglh.bi12-108
    The document summarizes a student's digital integrated microsystem design project to create a 7-segment display using Verilog. The student wrote Verilog code for the 7-segment display, ran a simulation to generate a waveform, and used a linter tool to produce a schematic. The design used a ROM component to convert binary coded decimal input to the 7-segment display output using lookup tables, input buffers, and output buffers. Finally, the design was implemented on a chip and the location of the resulting netlist was identified.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 5

    UNIVERSITY OF SCIENCE AND TECHNOLOGY OF

    HANOI

    Report Digital intargated microsystem design


    Dr.Hàn Huy Dũng

    Project 7 segment

    Vũ Xuân Bảng - Bi12-046 – EPE


    1 Verilog of 7 segment
    - Fisrt we have write the code of 7 segment like image below
    - Then we need to run simulation from project manager to get the
    wave chart as follows:

    - After that, we have to run linter to get the schematic of project like
    photo below

    - We have input bcd(Binary Coded Decimal) connected via


    RTL_ROM of FPGA to connect to seg output
    - We can see that rtl_rom is composed of ibuf(input buffer),
    lut4(look up table) and obuf(output buffer).
    - Final we run implementation to component of the chip and see
    where the location of netlist is:

    You might also like