You are on page 1of 5

ORIENTAL INSTITUTE OF SCIENCE AND TECHNOLOGY BHOPAL

Assignment 1
Branch: Computer Science & Engineering
Semester: VI Max. Marks-10
Subject: Advanced Computer Architecture (CS 603-A) Submission Date:
March 17, 2022
Note: All questions are compulsory

UNIT I

Q. No Questions CO
1 Briefly describe hardware and software level parallelism. CO1

2 Compare Data Flow and Control Flow Computers


3 Explain data and resource dependence in detail.
4 Explain the following terms to measure performance of computer system:
i) Clock rate and CPI
ii) MIPS (Million Instruction Per Second) rate
iii) Throughput rate
iv) Performance factor
5 Distinguish between Static and Dynamic connection network.
ORIENTAL INSTITUTE OF SCIENCE AND TECHNOLOGY BHOPAL

Assignment 2
Branch: Computer Science & Engineering
Semester: VI Max. Marks-10
Subject: Advanced Computer Architecture (CS 603-A) Submission Date:

Note: All questions are compulsory

UNIT II

Q. No Questions CO
1 Explain memory cache capacity planning. CO2

2 Describe interleaved memory organization briefly.


3 Explain Addressing and Timing Protocol.
4 Describe Backplane Bus System.
5 Distinguish between Static and Dynamic connection network.
ORIENTAL INSTITUTE OF SCIENCE AND TECHNOLOGY BHOPAL

Assignment 3
Branch: Computer Science & Engineering
Semester: VI Max. Marks-10
Subject: Advanced Computer Architecture (CS 603-A) Submission Date:

Note: All questions are compulsory

UNIT III

Q. No Questions CO
1 Write Tomasulo’s algorithm. CO3

2 Explain the working of Arithmetic pipeline with the help of suitable example.
3 Consider the following reservation table for 4 stage pipeline with clock cycle P=20ns:

X X
X X
X
X X

a. What are the forbidden latencies and Initial Collision Vector.


b. Draw state transition diagram
c. Determine the MAL associated with the shorter greedy cycle.
d. Determine pipeline throughput corresponding to MAL and given P.

4 Consider the execution of a program of 15000 instructions by a linear pipeline


processor with a clock rate of 25 MHz. Assume that the instruction has five stages
and that one instruction is issued per clock cycle.
a. Calculate the speed factor in using this pipeline to execute the
program as compared with the use of an equivalent non-pipelined
processor with an equal amount of flow through delay.
b. What are the efficiency and through put of this pipelined processor.
5 What is branch handling? Also write its advantages.
ORIENTAL INSTITUTE OF SCIENCE AND TECHNOLOGY BHOPAL

Assignment 4
Branch: Computer Science & Engineering
Semester: VI Max. Marks-10
Subject: Advanced Computer Architecture (CS 603-A) Submission Date:

Note: All questions are compulsory

UNIT IV

Q. No Questions CO
1 Compare distributed and shared memory model. CO4

2 What is snoopy coherence protocol? Where is it used?


3 Describe the vector super computer architecture with block diagram.
4 Explain message routing scheme in multicomputer network.
5 Write short notes on:
a. Principle of multithreading and its solutions
b. Vector processing principles.
ORIENTAL INSTITUTE OF SCIENCE AND TECHNOLOGY BHOPAL

Assignment 5
Branch: Computer Science & Engineering
Semester: VI Max. Marks-10
Subject: Advanced Computer Architecture (CS 603-A) Submission Date:

Note: All questions are compulsory

UNIT V

Q. No Questions CO
1 Write in brief on parallel languages and explain the features of parallel languages for CO5
parallelism.

2 Explain shared variable and message passing model.

3 Discuss the advantages of various models.


4 Explain various pipeline vector processing methods.
5 Write short notes on the following
a. Parallel Programming environment.
b. Array Processing

You might also like