You are on page 1of 21

Report- DDCO Virtual Labs

DDCO VIRTUAL LABS SOLUTION

1: F (x, y, z) =Σ (0, 1, 6, 7).

2: F (x, y, z) =Σ (0, 1, 2, 5) +d (3,7)

3: F (x, y, z) =Σ (0, 2, 3, 4, 6) +d (1,5,).

Dept. of CSE,BIT 2023-2024 1


Report- DDCO Virtual Labs

4: F (x, y, z) =xy′z+x′y+x′z+yz.

5: Simplify the Boolean Function F (w, x, y, z) =Σ (0, 1, 3, 8, 9, 10, 11, 12, 13, 14, 15).

6: Simplify the Boolean Function F (w, x, y, z) =Σ (0, 2, 4, 6, 8, 10, 11) +d (3,5,12).

Dept. of CSE,BIT 2023-2024 2


Report- DDCO Virtual Labs

7: Find the prime implicants of the Boolean function F(w,x,y,z)=Σ(0,2,4,5,6,7,8,10,13,14,15).

8: Simplify the Boolean Function F (w, x, y, z) =Σ (4, 5, 6, 7, 12) with don’t-care function d
(w, x, y, z) =Σ (0, 8, 13).

Dept. of CSE,BIT 2023-2024 3


Report- DDCO Virtual Labs

9: F (A, B, C, D) =∏ (1, 3, 5, 7, 13, 15)

10: F (A, B, C, D) =∏ (1, 3, 6, 9, 11, 12, 14)

Dept. of CSE,BIT 2023-2024 4


Report- DDCO Virtual Labs

11: Design and Simulation of Multiplexer, Demultiplexer, Decoders and Encoders.


Encoder

Dept. of CSE,BIT 2023-2024 5


Report- DDCO Virtual Labs

Decoder:

Dept. of CSE,BIT 2023-2024 6


Report- DDCO Virtual Labs

Dept. of CSE,BIT 2023-2024 7


Report- DDCO Virtual Labs

12: Implement the following Boolean function f (A, B, C) =∑ (1,3,5,6) using 8:1 mux and 4:1
mux?

Dept. of CSE,BIT 2023-2024 8


Report- DDCO Virtual Labs

Dept. of CSE,BIT 2023-2024 9


Report- DDCO Virtual Labs

13: Implement the following Boolean function f (A, B, C, D) =∑ (0,1,3,4,8,9,15) using 8:1 mux.

Dept. of CSE,BIT 2023-2024 10


Report- DDCO Virtual Labs

14: Implement the Boolean function f (A, B, C, D) = ∑ (1,2,5,6,9,12) using 8:1 mux?

Dept. of CSE,BIT 2023-2024 11


Report- DDCO Virtual Labs

15: Implement the outputs using 3:8 decoder or multi input OR gates following Boolean
expressions can be realized simultaneously.
f1(A, B, C)= ∑m(1,2,3,4)
f2(A,B,C)= ∑m(3,5,7)
f1(w1, w2, w3)= ∑m(0,1,3,4,6,7)

Dept. of CSE,BIT 2023-2024 12


Report- DDCO Virtual Labs

16: Implement Full adder and Full substractor using decoder.

Dept. of CSE,BIT 2023-2024 13


Report- DDCO Virtual Labs

17: Implement the full adder outputs using 2:4 decoder.

Dept. of CSE,BIT 2023-2024 14


Report- DDCO Virtual Labs

18: Implement the full adder and full substractor outputs using 3:8 decoder and NAND gates
only.

Dept. of CSE,BIT 2023-2024 15


Report- DDCO Virtual Labs

19: Implement decimal to binary encoder.

Dept. of CSE,BIT 2023-2024 16


Report- DDCO Virtual Labs

20: Verify the truth tables of RS, JK, T and D flip flop using nand and nor gates.

Dept. of CSE,BIT 2023-2024 17


Report- DDCO Virtual Labs

Dept. of CSE,BIT 2023-2024 18


Report- DDCO Virtual Labs

Dept. of CSE,BIT 2023-2024 19


Report- DDCO Virtual Labs

Dept. of CSE,BIT 2023-2024 20


Report- DDCO Virtual Labs

Dept. of CSE,BIT 2023-2024 21

You might also like