You are on page 1of 3

Computer Architecture &

Organization Lab
Lab # 5

NAME: KAMRAN WAHAB

ENROLLMENT NO.: 01-131192-015

SUBMITTED TO: MA’AM RIDA KHALID

Department of Software Engineering


Lab 05

16 x 8 Static TTL RAM Implementation for SAP-1 Computer


Architecture

Objective:
Make the circuit of the module 16 x 8 RAM of SAP-1 on the breadboard as shown in the
diagram. Test and verify its functions.
Tools Used:
NI Multisim, MS Word

Procedure:
Chips C6 and C7 are 74189s. Each chip is a 16 x 4 static RAM. Together, they give us a 16 x
8 read-write memory. S3 is the data switch register (8 bits), and S4 is the read-write switch (a
push-button switch). To program the memory, S2 is put in the PROG position; this takes the CE'
input low (pin 2). The address and data switches are then set to the correct address and data
words. A momentary push of read-write switch takes WE' low (pin 3) and loads the memory.

After the program and data are in memory, the RUN-PRoG switch (S2) is put in the RUN

position in preparation for the computer run.


Circuit Diagram:
Conclusion:
I was able to perform all Lab tasks successfully.

You might also like