You are on page 1of 1

0 Ric--e- c_totpe4 (-0

Roll Number:
Thapar Institute of Engineering and Technology, Patiala
Department of Electronics and Communication Engineering
B. E. 2nd year ECE, End Semester Test Course Code: UEC612
Course Name: Digital System Design 12th December, 2023
Time: 3 Hours, M. Marks: 35 Instructor: Dr. Alpana Agarwal, Dr. Manu Bansal, Dr. Anil
Singh

NOTE: Attempt any 5 questions out of 6.

1 (a) Consider the values given below in the tables for 74 series gates:
.,- ♦, ' , -74ALS , -74P,
Voltage parameters
V0H(min) 2.4 2.7 2.7 2.5 2.5 2.5
Vodmax) 0.4 0.5 0.5 0.5 0.5 0.5
4(min) 2.0 2.0 2.0 2.0 2.0 2.0
Vidmax) 0.8 0.8 0.8 0.8 0.8 0.8

Mel

rn. - IL
lac
74 -0.4 mA 16 mA 40 pA -1.6 mA
74S -1 mA 20 mA 50 pA -2 mA
74LS -0.4 mA 8 mA 20 pA -0.4 mA
74AS -2 mA 20 mA 20 p.A -0.5 mA
74ALS -0.4 mA 8 mA 20 pA -0.1 mA
74F -1 mA 20 mA 20 p.A -0.6 mA

(1) Calculate the noise margins of 74ALS. 2


(ii) Calculate the fan-out value of 74ALS. 1
(iii) Calculate the average power dissipation per gate of 74ALSOO quad 2-input 1
NAND gate if Vcc = 5V, Ica! = 0.85mA, Ica = 3mA.
(b) Draw the schematic of a 3-input NOR gate at CMOS level. 3

2 A PN flip-flop has four operations: clear to 0, no change, toggle and set to 1, when
inputs P and N are 00, 01, 10, and 11, respectively.
(a) Tabulate the characteristic table 2
(b) Derive the characteristic equation 2
(c) Tabulate the excitation table 2
(d) Show how PN flip-flop can be converted to D flip-flop. 1
3 Design a 4-bit Johnson counter shift register and write its truth table along with 7
timing diagrams.
4 Design a Mealy machine to detect the sequence 1011 considering non- 7
overlapping case with the help of its state diagram. Use positive triggered T-flip
flop in the design.
5 Design a counter with T flip-flops that goes through the following binary 7
repeated sequence: 0, 1, 3, 7, 6, 4. Show that when binary states 010 and 101 are
considered as don't care conditions, the counter may not operate properly. Find a
way to correct the design.
6 Minimize and Implement using gates the following function using VEM Method 7
F=Im (3,4,7,8,9,10, 14)-1- d(2,15)

You might also like