Professional Documents
Culture Documents
Contents
on 3 IS /2
Introduction
fid 85 I/M 010
Specification
Schematic
U
en 69 OS
Pre-Simulation
SC /3
tia 4
Extraction Flow
/
10
or
GDS Layout
m
Test Bench
at
IS
1) PCB Board
io
2) Test Equipment
Summary
n
This design guide of N65LP 2.4GHz LC-tank VCO is for process vehicle purpose to verify design flow
from process, spice model, PDK, circuit and silicon measurement. The meaning is from frond-end of circuit
2. Specification
C
C
en 69 OS
lI
or
m
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
<iii>Press FIND
M
C
C
on 3 IS /2
fid 85 I/M 010
U
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
The output buffer has used 2.5V device and driving external 50-Ohm load of design. This output buffer
is a differential pair with AC coupling input, self-bias DC circuit and differential output. And, it provides
300mVp-p(single) output swing. Figure 4 shows output buffer design. Power supply for the output buffer is
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
run
C
on 3 IS /2
fid 85 I/M 010
U
en 69 OS
SC /3
1) Tuning Frequency
lI
This is VCO output frequency vs. tuning voltage. The output frequency is from 2.3GHz to 3GHz.
nf
That is related varator capacitor tuning selection with inductor value to define frequency range.
0
or
m
at
IS
io
n
2) Phase Noise
In following figure, phase noise of VCO is shown at different offset frequencies with respect to center
frequency. They are –82dBc/Hz and -117dBc/Hz at 100KHz, 1MHz offset frequency, respectively.
(dBc/Hz)
on 3 IS /2
1K -30
10K -56.4
fid 85 I/M 010
100K -82.2
U
en 69 OS
1M -117
SC /3
10M -140
tia 4
lI
nf
3) Transient Signal
0
or
This diagram shows VCO core output transient signal and swing. The output swing is 400mV.
m
at
IS
io
n
5. Extraction Flow
The purpose of this section is to show parasitic extraction flow. A 2.4G complementary cross-coupled VCO is
presented to go through the whole extraction flow. There are two ways for RLC extraction flow. One is Calibre
PDK version:
C
CRN65LP_PDK_1.1a_official_2007_05_31_all_12v25v3x1z1u
Please copy below directory to local directory
C
CRN65LP_PDK_1.1a_official_2007_05_31_all_12v25v3x1z1u/Calibre
on 3 IS /2
fid 85 I/M 010
en 69 OS
SC /3
or
en 69 OS
SC /3
tia 4
/
10
lI
nf
or
PEX: from layout view,pull down caliber menu and press Run PEX;
m
Setp1. Rules :
at
IS
en 69 OS
SC /3
lI
nf
0
or
m
at
IS
io
n
Setp3. Outputs
U
en 69 OS
SC /3
a.) Select the Gate level type to avoid double counting inside RF device.
tia 4
lI
nf
0
or
m
at
IS
io
n
en 69 OS
SC /3
lI
nf
0
or
m
at
IS
io
n
RFDP/SDP/tsmc/2007
n
io
at
m
or
nf
lI
tia 4 IS
en 69 OS
fid 85 I/M 010
b.) Recognize gates should be chosen none
on 3 IS /2
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
en 69 OS
SC /3
lI
or
m
at
IS
io
n
RFDP/SDP/tsmc/2007
n
io
at
m
or
nf
lI
tia 4 IS
en 69 OS
fid 85 I/M 010
on 3 IS /2
C / 0
SC /3
en 69 OS
SC /3
tia 4
/
10
lI
LVS: from layout view,pull down Assura menu and press Run LVS;
0
or
io
n
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
RFDP/SDP/tsmc/2007
n
io
at
m
or
nf
lI
tia 4 IS
Edit the layout region and the layers used in the layout
en 69 OS
fid 85 I/M 010
on 3 IS /2
M U
TS
Confidential Security C
Setp3. Filtering
a.) Disable Exclude Self Capacitance for accuracy guarantee
b.) Enable Dangling R
c.) Set Via parasitic resistor merging policy
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
3.00E+09
M
2.80E+09
C
Frequency (Hz)
2.60E+09
on 3 IS /2
2.40E+09
fid 85 I/M 010
Measurement-TMT504
Measurement-TMT501
U
en 69 OS
Pre-simulation
tia 4
2.00E+09
0.00 0.20 0.40 0.60 0.80 1.00 1.20 1.40
/
10
lI
Vtune (V)
nf
or
This is phase noise pre-simulation and silicon measurement data. Please see the fig 13 and summary
at
IS
table. They have close of noise results between pre-simulation and measurement.
io
n
Pre-sim
-40
(dBc/Hz) (dBc/Hz)
en 69 OS
SC /3
tia 4
/
10
lI
TMT504
nf
0
or
m
at
IS
-10.00
0.00 0.20 0.40 0.60 0.8 0 1 .00 1.20 1.40
-11.00
-12.00
-13.00
TMT501
Output Power (dBm)
-14.00
-15.00
-16.00
-17.00
TMT501 M easurement
TMT504 M easurement
-18.00
Post-layout simulation (Calibre RCCL)
Post-layou simulation (Calibre RCC)
-19.00
Vtune (V )
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n
8. Test Bench
1. PCB Board
2
2
2ohm 2ohm
C220ua TP201 TP202 CPS19 CPS20 CPS21 CPS22 CPS23 CPS24 CP22 CP23 CP24 CP19 CP20 CP21 TP01DD TP02DD C220ub
220u PWD PWD PWD PWD 220u
10u 1u 1u 10n 1u 100p 10n 1u 100p 1u 1u 1u
1
1
RT22 PVTUNE
2
2ohm
TS
20
19
22
21
24
23
PWD PWD
10n 1u 100p 10u 1u 1u
1
VTUNE
VSS2
VSS
VSS1
VDD
VDDD
1 18
NC NC
M
2 17
NC NC
6 13
NC NC
OUTN
OUTP
VSS3
NC
NC
NC
on 3 IS /2
10
11
12
7
en 69 OS
COUTN1 COUTP1
10u 10u
SC /3
COUTN2 COUTP2
tia 4
10u 10u
OUTNN OUTPP
1
1
GND
IN
SMAOUTP
IN
/
2 SMA
GND
10
SMAOUTN
lI
SMA Title
2
Size Number
nf
0
or
m
at
IS
io
n
2. Test Equipment
Agilent E5052A
9. Summary
For this preliminary version of design flow and report, RFDP have implement circuit design from
en 69 OS
SC /3
tia 4
/
10
lI
nf
0
or
m
at
IS
io
n