You are on page 1of 28

MICROPROCESSOR

LECTURE 7
Outline

• Microprocessor Basics
• INTEL 8085 Microprocessor
• Interfacing Devices
• Timing Diagram

BTECH 2306 Computer Architecture 2


Microprocessor
• Sometimes abbreviated μP, is a Silicon chip that
contains CPU.
• A digital electronic component with miniaturized
transistors on a single semiconductor integrated
circuit (IC).
• One or more microprocessors typically serve as a
CPU in a computer system or handheld device.
BTECH 2306 Computer Architecture 3
Microprocessor

BTECH 2306 Computer Architecture 4


Microprocessor

• Three basic characteristics differentiate


microprocessors:
– Instruction set
– Bandwidth
– Clock speed

BTECH 2306 Computer Architecture 5


Microprocessor
• Digital Signal Processor (DSP) – Special-
purpose that provides ultra-fast instruction
sequences, such as shift and add, and multiply and
add, which are commonly used in math-intensive
signal processing applications.

BTECH 2306 Computer Architecture 6


Microprocessor
• Digital
• Operating by the use of discrete signals to represent data in
the form of numbers
• Signal
• Variable parameter by which information is conveyed through
an electronic circuit
• Processing
• Perform operations on data according to programmed
instructions.
BTECH 2306 Computer Architecture 7
Microprocessor

• Characteristics of Digital Signal Processors:


• Separate program and data memories (Harvard
architecture).
• Special Instructions for SIMD (Single Instruction,
Multiple Data) operations.
• Ability to act as a direct memory access device.
• Takes digital data from ADC and passes out data which
is finally output by converting into analog by DAC.
BTECH 2306 Computer Architecture 8
Microprocessor

BTECH 2306 Computer Architecture 9


Simple Microprocessor

BTECH 2306 Computer Architecture 10


Simple Microprocessor

• Address bus
• Data bus
• Read and Write line
• Clock line
• Reset line

BTECH 2306 Computer Architecture 11


Evolution of Microprocessors

• Date
• Transistors
• Microns

BTECH 2306 Computer Architecture 12


Intel 8085 Microprocessor

BTECH 2306 Computer Architecture 13


Intel 8085 Microprocessor

BTECH 2306 Computer Architecture 14


Intel 8085 Microprocessor

BTECH 2306 Computer Architecture 15


Intel 8085 Microprocessor
• Program Memory
• Data Memory
• Stack Memory

BTECH 2306 Computer Architecture 16


Intel 8085 Microprocessor
Interrupt
• INTR
• RST 5.5
• RST 6.5
• RST 7.5
• TRAP

BTECH 2306 Computer Architecture 17


Intel 8085 Microprocessor

Registers
• Accumulator or A register is an 8-bit register used for
arithmetic, logic, I/O and load/store operations.
• Flag Register has five 1-bit flags.
• Sign - set if the most significant bit of the result is set.
• Zero - set if the result is zero.

BTECH 2306 Computer Architecture 18


Intel 8085 Microprocessor

Registers
• Auxiliary carry - set if there was a carry out from bit 3 to
bit 4 of the result.
• Parity - set if the parity (the number of set bits in the
result) is even.
• Carry - set if there was a carry during addition, or
borrow during subtraction/comparison/rotation.

BTECH 2306 Computer Architecture 19


Intel 8085 Microprocessor

DMA Signals
• HOLD
• HLDA
• READY

BTECH 2306 Computer Architecture 20


Intel 8085 microprocessor

Instructions Set:
• Data moving instructions.
• Arithmetic - add, subtract, increment and decrement.
• Logic - AND, OR, XOR and rotate.
• Control transfer - conditional, unconditional, call subroutine,
return from subroutine and restarts.
• Input/Output instructions.

BTECH 2306 Computer Architecture 21


Intel 8085 microprocessor

Addressing Mode
• Register
• Register indirect
• Direct, Immediate

BTECH 2306 Computer Architecture 22


Timing Diagram
• Refers to the way in which events are coordinated on
the bus (buses use either synchronous or
asynchronous timing)
• Synchronous

BTECH 2306 Computer Architecture 23


Timing Diagram

• Refers to the way in which events are coordinated on


the bus (buses use either synchronous or
asynchronous timing)
• Asynchronous:

BTECH 2306 Computer Architecture 24


Timing Diagram
• Synchronous
– Events determined by clock signals
– Control Bus includes clock line
– A single 1-0 is a bus cycle
– All devices can read clock line
– Usually sync on leading edge
– Usually a single cycle for an event

BTECH 2306 Computer Architecture 25


Timing Diagram

BTECH 2306 Computer Architecture 26


Timing Diagram (Read Cycle)

BTECH 2306 Computer Architecture 27


Timing Diagram (Write Cycle)

BTECH 2306 Computer Architecture 28

You might also like