Scribd Logo
Upload

Welcome to Scribd!

  • Lecture 5 - HDL Role in System Design

    Uploaded by

    Dr. Yogesh Misra
    1 views5 pages
    This lecture discusses the role of HDL in the design cycle, including writing an HDL model, simulating it for functionality, synthesizing the design, and using place and route tools to physically implement the circuit on a target device. It outlines the simulation tool flow of compiling an HDL model and generating waveforms to check for errors. It also explains the synthesis tool converts HDL code into a netlist and the place and route tool places and routes the netlist on the target device while meeting timing constraints.

    Original Description:

    HDL Role in System Design

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This lecture discusses the role of HDL in the design cycle, including writing an HDL model, simulating it for functionality, synthesizing the design, and using place and route tools to physically implement the circuit on a target device. It outlines the simulation tool flow of compiling an HDL model and generating waveforms to check for errors. It also explains the synthesis tool converts HDL code into a netlist and the place and route tool places and routes the netlist on the target device while meeting timing constraints.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    1 views5 pages

    Lecture 5 - HDL Role in System Design

    Uploaded by

    Dr. Yogesh Misra
    This lecture discusses the role of HDL in the design cycle, including writing an HDL model, simulating it for functionality, synthesizing the design, and using place and route tools to physically implement the circuit on a target device. It outlines the simulation tool flow of compiling an HDL model and generating waveforms to check for errors. It also explains the synthesis tool converts HDL code into a netlist and the place and route tool places and routes the netlist on the target device while meeting timing constraints.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 5

    System Design using Verilog

    Lecture 5
    GMR Institute of Technology

    Contents of the lecture


    (1) HDL Role in Design Cycle
    (2) Simulation Tool
    (3) Synthesis Tool
    (4) Place & Route Tool
    HDL Role in Design Cycle
    Step-1 : Write HDL Model
    Design Idea
    Step-2 : Check the Functionality

    HDL Model
    Step-3 : Synthesis the Design
    GMR Institute of Technology

    Step-4 : Place & Route


    Simulation
    Step-5 : Implement Design

    Simulated Waveforms

    Synthesizer

    Circuit Generated

    Circuit Implemented

    2
    Simulation Tool Flow

    HDL Model

    Compile It
    GMR Institute of Technology

    Run Simulation
    Error

    Result OK

    Waveforms

    3
    GMR Institute of Technology
    HDL Synthesis Tool

    4
    Place and Route Tool

    Netlist Timing Constraints


    GMR Institute of Technology

    Place & Route Tool

    Device Implementation

    You might also like