Uploads
Fault Modeling and Test Algorithm Creation Strategy For FinFET-based Memories 0% found this document usefulAnalysis of Various Full-Adder Circuits in Cadence 0% found this document usefulSRAM 0% found this document usefulISLPED05 0% found this document useful6transistor SRAM Cell Designed Using 18nm FinFET Technology 0% found this document usefulDesign and Stability Analysis of CNTFET 0% found this document usefulCnfet Based Basic Gates and A Novel Full 0% found this document usefulAspects of Reversible and Quantum Computing in A P 0% found this document usefulEnergy Efficient Full Adder Cell Design 0% found this document usefulComparison of CMOS XOR and XNOR Gate Design 0% found this document usefulSri Vidya College of Engineering & Technology Course Material (Lecture Notes) 0% found this document useful