- Document33-Design of scalable memory using RAM’s- ROM’s chips - Construction of larger size memories-16-03-2024uploaded byKBS Srikar
- Document34-Memory Interleaving, Cache Mapping Numericals-18!03!2024uploaded byKBS Srikar
- Document27-Line Segments_ Properties, Intersection, sweeping lines-22-03-2024uploaded byKBS Srikar
- Document26 Push Relabel Algorithm 20-03-2024uploaded byKBS Srikar
- Document3-Module 2 scribblings-24-01-2024uploaded byKBS Srikar
- DocumentVL2023240504937_DAuploaded byKBS Srikar
- DocumentFALLSEM2023-24_BSTS202P_SS_VL2023240101466_2023-09-06_Reference-Material-IIuploaded byKBS Srikar
- DocumentTree Data Structure Notesuploaded byKBS Srikar
- DocumentLinked List Operationsuploaded byKBS Srikar
- DocumentModule6_Lect1,2,3,4,5,6uploaded byKBS Srikar
- DocumentModule5_Lect5,6_15_04_23uploaded byKBS Srikar
- DocumentModue4_Lect1,2,3,4uploaded byKBS Srikar