- Document4. IC3T-16-LNNS-EXNOR SV GATE.pdfuploaded byKrishnaveni Dhulipala
- Document3. wallace tree-wasj.pdfuploaded byKrishnaveni Dhulipala
- Document2. A-Novel-Design-of-Reversible-Universal-Shift-Register-with-Reduced-Delay-and-Quantum-Cost.pdfuploaded byKrishnaveni Dhulipala
- Document1. IJEST11-03-03-207.pdfuploaded byKrishnaveni Dhulipala
- DocumentDSP Lab Manual 15EC57uploaded byKrishnaveni Dhulipala
- DocumentMODULE 2uploaded byKrishnaveni Dhulipala
- DocumentMODULE 1.pdfuploaded byKrishnaveni Dhulipala
- DocumentMODULE 1uploaded byKrishnaveni Dhulipala
- DocumentInstruction Setuploaded byKrishnaveni Dhulipala
- Document8086 Interfacing-chap 5uploaded byKrishnaveni Dhulipala
- Documentop-ampsuploaded byKrishnaveni Dhulipala
- DocumentPROGRAMMABLE DSPsuploaded byKrishnaveni Dhulipala
- DocumentTransistors Mcqsuploaded byKrishnaveni Dhulipala
- DocumentArchitectureuploaded byKrishnaveni Dhulipala
- DocumentMicroprocessor Lab Manualuploaded byKrishnaveni Dhulipala