Scribd Logo
Upload

Welcome to Scribd!

  • Experiment-7: Aim Write A VHDL Program For A FLIP-FLOP and Check The Waveforms and The Hardware Generated

    Uploaded by

    Rishi Raj Yadav
    2 views2 pages
    The document describes an experiment to write a VHDL program for a flip-flop and check its waveforms and hardware. The VHDL code provided implements an SR flip-flop with inputs for Set, Reset, Preset, Clear and Clock, and an output Q. The code uses a process sensitive to the inputs to specify the logic for how Q will change based on the different input conditions.

    Original Description:

    Original Title

    exp7

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    DOC, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document describes an experiment to write a VHDL program for a flip-flop and check its waveforms and hardware. The VHDL code provided implements an SR flip-flop with inputs for Set, Reset, Preset, Clear and Clock, and an output Q. The code uses a process sensitive to the inputs to specify the logic for how Q will change based on the different input conditions.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    2 views2 pages

    Experiment-7: Aim Write A VHDL Program For A FLIP-FLOP and Check The Waveforms and The Hardware Generated

    Uploaded by

    Rishi Raj Yadav
    The document describes an experiment to write a VHDL program for a flip-flop and check its waveforms and hardware. The VHDL code provided implements an SR flip-flop with inputs for Set, Reset, Preset, Clear and Clock, and an output Q. The code uses a process sensitive to the inputs to specify the logic for how Q will change based on the different input conditions.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOC, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 2

    EXPERIMENT-7

    Aim Write a VHDL program for a FLIP-FLOP and check the waveforms and the hardware generated.

    VHDL Code:library IEEE; use IEEE.STD_LOGIC_1164.all; entity SR_FF is port( S : in STD_LOGIC; R : in STD_LOGIC; PR : in STD_LOGIC; CLR : in STD_LOGIC; CLK : in STD_LOGIC; Q : buffer STD_LOGIC:='1' ); end SR_FF;

    architecture SR_FF_BEHAVIOR of SR_FF is begin process(S,R,CLK,PR,CLR) begin if(PR='1' and CLR='0')then Q<='0'; elsif(PR='0' and CLR='1')then Q<='1'; elsif(PR='1' and CLR='1' and S='0' and R='0' and CLK='0' and CLK' event)then Q<=Q;

    elsif(PR='1' and CLR='1' and S='0' and R='1' and CLK='0' and CLK' event)then Q<='0'; elsif(PR='1' and CLR='1' and S='1' and R='0' and CLK='0' and CLK' event)then Q<='1'; elsif(PR='1' and CLR='1' and S='1' and R='0' and CLK='0' and CLK' event)then Q<='U'; end if; end process; end SR_FF_BEHAVIOR;

    WAVEFORM

    You might also like