Professional Documents
Culture Documents
zbanjac@vets.edu.yu
Me (interrupt)
.
. .
,
. ,
.
.
3/9/2009
,
.
, ,
.
.
.
3/9/2009
8086 256
.
, .
, ,
.
3/9/2009
8086
: INTR (Interrupt Request - pin 18) NMI
(Non Maskable Interrupt pin 17).
INTR
(Intel 8259).
.
,
( )
INTR
.
3/9/2009
8086
Intel 8086
m1
Data
m2
m3
256/8
INTR
INTA
3/9/2009
mn
1
2
3
INTR,
Interrupt Enable ,
. ,
.
,
!!!
INTA (pin 24) (Interrupt Acknowledge).
INTA, ,
8- (
)
.
3/9/2009
.
.
,
INTR
.
,
,
.
3/9/2009
.
. mi.
NMI
.
, ,
, . ,
,
.
,
.
3/9/2009
NMI
INTR .
,
NMI .
( )
.
,
.
3/9/2009
10
()
( INT).
.
RET
.
.
,
.
3/9/2009
11
Interrupt Pointer
. ,
Interrupt Pointer
(
) .
256 ,
.
Interrupt Pointer
.
,
4 .
3/9/2009
12
0 0
4 1
8 2
12 3
1020 . 255
1024
3/9/2009
13
,
.
PSW
Instruction Pointer-,
ALU .
,
PSW , , ,
PSW
,
.
3/9/2009
14
PSW IP
(Stack).
IP-
.
,
() .
, PSW-a
IP-a, ,
(
),
,
, .
3/9/2009
15
PSW
IP
PSW
IP
PSW
IP
PSW
3/9/2009
IP
16
(o)
3/9/2009
17
: , , ,
, - ()...
:
()
(ISA, EISA, PCI, PCI Express AGP)
Disk interfejs ( SATA, SCSI, floppy disk)
( ,
PS/2, USB...)
BIOS CMOS
CMOS
.
3/9/2009
18
.
.
. PC
8MHz ( ),
133, 166 200MHz.
PC
. ,
( )
.
3/9/2009
19
Pentijum 4 ,
5 :
Socket 478 Intel ,
Socket 775 64- Intel
Socket A (462), AMD ,
Socket 754, 939 64- AMD .
2, 3, 4
.
.
3/9/2009
20
,
.
.
,
.
.
.
,
,
.
,
. ,
,
.
3/9/2009
21
:
DMA
-
, .
EIDE S-ATA -
Enhanced IDE Serial ATA
(CD-ROM, DVD)
PCI Express, PCI ISA
PCI ISA
AGP - AGP
USB - USB
FireWire kontroler (IEEE 1394)
IrDA -
PS/2 - PS/2
, ( )
LPT COM -
3/9/2009
22
RTC (real-time clock) -
north bridge south bridge.
North bridge ( )
,
AGP .
.
South bridge ( )
( ,
), .
.
3/9/2009
23
, ,
. VIA KT600
600MHz,
.
,
: VIA, nForce, Intel, SiS, ALI, Opti...
95% .
3/9/2009
24
RAM :
3/9/2009
25
DRAM SRAM
DRAM
.
(512MB).
(70ns)
SRAM -
3/9/2009
(10ns)
M (256 B)
26
RAM
(volatile storage)
Random access:
3/9/2009
.
27
:
RAM Static RAM - SRAM
Dinamic RAM - DRAM
3/9/2009
28
SRAM
flipflop
( flip-flop )
.
:
4 6 ,
SRAM
3/9/2009
29
SRAM
("0", "1").
128 512B
L1 L2 cash
3/9/2009
30
(cache)
.
. Intel
level 1 (L1) level 2 (L2) .
,
cash
3/9/2009
31
(L1 L2)
CPU.
CPU ,
L1.
L2.
RAM-.
3/9/2009
32
L1 : L2 cash
L1 cache: CPU
2KB 64KB.
Intel Celeron
L2 cache:
, CPU.
CPU.
L2 controller, l2 cache
CPU.
256 KB 2MB.
3/9/2009
33
DRAM
.
~ms,
(refreshing)
3/9/2009
34
DRAMa
3/9/2009
35
DRAM : SRAM
SRAM
3/9/2009
DRAM
10
36
DRAM
SRAM .
DRAM
3/9/2009
: .
37
memory controller
.
3/9/2009
38