Professional Documents
Culture Documents
SCH IEMP1.0 2011 7 20
SCH IEMP1.0 2011 7 20
D
2 R4 10K 9 10 11 12 13 14
4 6 VCC VCC 18 AVCC 1 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 J5 RST
NOKIA_5510_LCD_INTERFACE
11 10 9 2 1 32 31 30
1 2 3 4 5 6 7 8 VCC GND CS RST D/C MO SCK LED 1 2 3 4 5 6 7 8 NC GND CS GND DI GND VDD GND SCK GND GND GND DOUT NC
AREF
XTAL1 XTAL2
C
PD4 PD3 PD2
20
AREF
NOKIA_5510_LCD_INTERFACE
29 28 27 26 25 24 23
BUTTON-SMD-2PIN 1 2
19 22 ADC6 ADC7
PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 SCK MI MO NSS PB1 PB0
8 7 17 16 15 14 13 12
MCU1 ATMEGA8P
VDD33
C55 100nF 2 2 2
C56 100nF C12 100nF VDD33 10K JP1 R3 RST 1 PD1 PD0
XTAL2
R1
10K R2 3 1 1 4
VDD33 ISP1 C11 12pF ISP-3X2-6PIN 2 MI SCK RST MO 1 3 MI 5 SCK RST 2 VCC 4 MO 6 GND
C7
B
100nF C26
C8 100nF
C9 100nF
Y1 16MHz
10K
VDD33
XTAL1
C10 12pF
B
100nF C27 100nF C49
ROTARYENCODERSWITCH-7PIN
Company: Project Name: Sheet Name: Designed by File Name: Date dds-1.0.sch Page size: B
Page Num:
Rev: CONTROL
1 of 5
6
5 IN2+ 7 IN26 IC3-B 1 NC C75 2 R54 0R OP_DOUBLE OUT2
VDD33
VDD33
R5 IC1 ??? C17 10pF C19 10pF FSYNC SCL SDA 1 C66 22pF 1 1 R42 1K C70 10pF R53 1 NC C76 NC 3.3K 2 C21 10pF ??? ??? 1 2 3 4 5 COMP VDD CAP DGND MCLK AD9833 0R R6 C16 10pF C69 1nF 2 R26 C18 10pF C20 10pF C22 10pF VOUT AGND FSYNC SCL SDA 10 9 8 7 6
R49
C14
C15 100nF
C13 10pF
OSC
0R
C68 100nF
0R
C4
C1
C5 100nF 2 2
C2 100nF
C3 10nF
R8
10K
VDD33
VCC5
JP3
C58 NC
SIGNAL
R44 R24 2 JP2 3X1-PIN 3.3K 1 2 3 2 1 2 R25 2 1 2 POWER_INTERFACE_2PIN J3 50R IC3-A IN11OUT1 3 1 IN1+ JP6 1K R13 2 OP_DOUBLE 1 ANT ANT NC C57 OP_DOUBLE 1 0R 2 6 IN21 2 IN2+ 1K R57 1 0R 2 5 R11 R56 IC8-B 7OUT2 1 R55 1K 2 2 2 1 B E 2 C 3
VCC5
49.9R
1 2 3
GAIN
R35
0R
R7
10K
D4
B
Output-Amp Output-Match
10K
R43
AD603
BIAS2
1 2 1
3X1-PIN
Filter
Pre-Amp
Attenour
B
TTL-Output
Val-Amp
Output-Terminal
VCC5
C77
C30
VCC
C31 100nF
C61 100nF
C60
C79
C32
A
GND C33 100nF
IC8-C
OP_DOUBLE
C80 100nF
IC3-C
C62
GND
OP_DOUBLE
C63 100nF
SIGNAL
POWER_INTERFACE_2PIN
VEE5
A
File Name: dds-1.0.sch Page size: B
VEE5
OP1-Decouple
OP2-Decouple
AD603-Decouple
Date
Page Num:
2 of 5
VCC5 VCC5
0R
R14
0R
D
1 R19
0R
R15
RES-V-5PIN
BIAS2
R18
2 3
0R
R16
0R
R17
0R
49.9K
VEE5 VEE5
R22
R21
C24 100nF
C25 10uF
C65 100nF
C43 100nF
Company: Project Name: Sheet Name: Designed by File Name: Date dds-1.0.sch Page size: B
Page Num:
Rev: BIAS
3 of 5
D8
C6 22uF
1 0R 2
D
1
SIGNAL AD2-AMP
2 2
IN1+ R12 1
IC8-A
D7
OUT1
IN12
R58
10K
C
2 R48 10K
R59
VDD33
C
D5
1 2 1
JP4
C53 4.7uF
1 2
AD0-MOD
2 2 10K
R47
D6
B
3 1 OUT1 IC4-A
BIAS2
IN1+
5 IN2+
IN26
OUT2
AD1-BIAS
VCC5
0R
R27
VCC
C37 100nF
0R
R28
C36
1K
R33
C34 100nF
C35 10uF
A
2 1 0R R29 2 R30 0R 1
VCC5
VEE5
A
Designed by
VEE5
R31
R32
0R
0R
4 of 5
D
VCC5
1 VIN GND 4 1 GND 2 VOUT VIN VOUT IC6 C45 C46 100nF 1 R41 1K C52 100nF C47 1nF LM1117 IC7 C48 C50 100nF C51 1nF 780X 3 3 4
D
VDD33
VIN
D2
1 2 3
6 5 4
JACK-3
S2
SWITCH-6PIN-300MIL
D3 K A LED
1R
R38
VIN
MOS1 NC 1 VIN 1 GND VOUT 2 2 IC9 790X 2 1 4 3 R10 C44 100nF 1 C41 100uH C42 100nF
R37
1R
VEE5 D1
1 2 3 4
MC34063
R9
10K
C81 100nF
2 C59
C40 1.5nF 1
100nF C83
C82 1
IND-UPRIGHT L5
R39
1K
R40
3.9K
Company: Project Name: Sheet Name: Designed by File Name: Date dds-1.0.sch Page size: B
Page Num:
Rev: POWER
5 of 5