Benq Q7T3

Q7T3-FP737S Dual function LCD Monitor Service Guide
Alignment Procedure
1
Confidential

1. Alignment procedure (for function adjustment)

A. Preparation:
1. Setup input timing ICL-605, 32-Grays pattern.
2. Setup unit and keep it warm up at least 30 minutes.

B. Timing adjustment:
1. Enter factory setting area (press ENTER, EXIT and then press SOFTPOWER).
2. Check the settings to following values:
Contrast = 50
Brightness = 90
Volume = 30
OSD time = 20
Color = sRGB
Language = English
Then, turn off the monitor power.
3. Turn on power enter user area.

C. Color balance adjustment:
1. Enter factory setting area (press ENTER, EXIT and then press SOFTPOWER).
2. Setup input timing ICL-605 (1280*1024 75Hz), 5-MOSAIC pattern.(timing 202 pattern 42)
3. PressI-key,to enter window for whitebalance and burning mode.
4. Press Whitebalance, to Calibrate ADC.
5. Setup input timing ICL-605, 32 -Gray pattern.
6. Checking if the picture is no good, reject this monitor.

D. Color adjustment:
1. Setup input timing ICL-605, white pattern.
2. Measure color temperature by Minolta CA-110 (or equivalent equipment).
3. Alignment the color temperature Bluish, Reddish & sRGB. The color temperature
specification as follows:

X+- 0.283+(-) 0.03 White Balance
(Bluish, 9300K set on OSD) Y+- 0.297+(-) 0.03
X+- 0. 326+(-) 0.03 White Balance
(Reddish, 5800K set on OSD) Y+- 0. 342+(-) 0.03
X+- 0. 313+(-) 0.03 White Balance
(sRGB, 6500K set on OSD) Y+- 0. 329 +(-) 0.03

Alignment Procedure
2
Confidential

4. Turns off the monitor power.

E. Writing EDID file:
1. Setup a PC with DDC card.
2. Connect PC to monitor with a D-sub signal cable.
3. Please refer to the C212 for the correct EDID file.
4. Runs the writing program to write the EDID file into EEPROM for analog input, ie. 15-pin
D-sub.
5. Read both EEPROM data and confirm it to match with the C212 document definition.

6. Connect PC to monitor with a DVI-D signal cable.
8. Runs the writing program to write the EDID file into EEPROM for DVI input, ie. 24-pin
DVI-D.
9. Read both EEPROM data and confirm it to match with the C212 document definition.

Alignment Procedure
3
Confidential

F. Command definition:
PC Host will send 0x7C IIC slave address and then following 4 bytes command
I2C Send Command Byte1 Byte2 Byte3 Byte4
Write Contrast CA 55 Data checksum
Write Brightness CA 56 Data checksum
Write Red Gain CA 57 Data checksum
Write Green Gain CA 58 Data checksum
Write Blue Gain CA 59 Data checksum
Read Contrast C3 55 XX checksum
Read Brightness C3 56 XX checksum
Read Red Gain C3 57 XX checksum
Read Green Gain C3 58 XX checksum
Read Blue Gain C3 59 XX checksum
Write C1 (Bluish) R-Gain Data to NVRAM AA 3C Data checksum
Write C1 (Bluish) G-Gain Data to NVRAM AA 3D Data checksum
Write C1 (Bluish) B-Gain Data to NVRAM AA 3E Data checksum
Write C2 (sRGB) R-Gain Data to NVRAM AA 4C Data checksum
Write C2 (sRGB) G-Gain Data to NVRAM AA 4D Data checksum
Write C2 (sRGB) B-Gain Data to NVRAM AA 4E Data checksum
Write C3 (Reddish) R-Gain Data to NVRAM AA 5C Data checksum
Write C3 (Reddish) G-Gain Data to NVRAM AA 5D Data checksum
Write C3 (Reddish) B-Gain Data to NVRAM AA 5E Data checksum
Write User R-Gain Data to NVRAM AA 6C Data checksum
Write User G-Gain Data to NVRAM AA 6D Data checksum
Write User B-Gain Data to NVRAM AA 6E Data checksum
Read C1 (Bluish) R-Gain data from NVRAM A3 3C XX checksum
Read C1 (Bluish) G-Gain data from NVRAM A3 3D XX checksum
Read C1 (Bluish) B-Gain data from NVRAM A3 3E XX checksum
Read C2 (sRGB) R-Gain data from NVRAM A3 4C XX checksum
Read C2 (sRGB) G-Gain data from NVRAM A3 4D XX checksum
Read C2 (sRGB) B-Gain data from NVRAM A3 4E XX checksum
Read C3 (Reddish) R-Gain data from NVRAM A3 5C XX checksum
Read C3 (Reddish) G-Gain data from NVRAM A3 5D XX checksum
Read C3 (Reddish) B-Gain data from NVRAM A3 5E XX checksum
Read User R-Gain data from NVRAM A3 6C XX checksum
Read User G-Gain data from NVRAM A3 6D XX checksum
Read User B-Gain data from NVRAM A3 6E XX checksum
Change Color Temperature to C1 (Bluish) CC 1 XX checksum
Change Color Temperature to C2 (sRGB) CC 2 XX checksum
Change Color Temperature to C3 (Reddish) CC 3 XX checksum
Change Color Temperature to User CC 4 XX checksum
Alignment Procedure
4
Confidential

User mode to factory mode 1A 5A XX checksum
Auto Color (Offset1, Offset2, Gain) 1B 5A XX checksum
Factory mode to User mode 1E 5A XX checksum
Clear user area data 1F 5A XX checksum
On burn in mode CE 1 XX checksum
Off burn in mode CE XX* XX checksum
Change Language Setting 66 0~7 XX checksum
*: Any value except 1 can off burn-in mode
Read EEPROM Bank-0 B0 Address XX checksum
Write EEPROM Bank-0 B8 Address Data checksum
Write EEPROM Bank-1 B9 Address Data checksum
Write EEPROM Bank-2 BA Address Data checksum
Write EEPROM Bank-3 BB Address Data checksum
Write EEPROM Bank-4 BC Address Data checksum
Write EEPROM Bank-5 BD Address Data checksum
Write EEPROM Bank-6 BE Address Data checksum
Write EEPROM Bank-7 BF Address Data checksum
Note A: Byte4(Checksum) = Byte1 + Byte2 + Byte3
Note B: Data = The value write to MCU
Note C: XX = don't care, any value(<=0xFF).
Note D: The Byte-2 definition of Change Language Setting is as below,
0=DE, 1=EN, 2=ES, 3=FR, 4=IT, 5=JA, 6=c , 7=

When PC Host sends 0x7D command to MCU, MCU must return as following (2 bytes)
Return Code R-Byte1 R-Byte2
Checksum error code FC AA
Normal return code
the above Byte3
(/data) FC
If normal return code is exact FCh FC CF

The Table is for alignment machine to read data from EEPROM to check if the alignment process and
write data are correct.
Alignment Procedure
5
Confidential

Read EEPROM Contrast A3 92 XX checksum
Read EEPROM Brightness A3 93 XX checksum
Read EEPROM C/T Point A3 94 XX checksum
Read EEPROM OSD-Hpos A3 95 XX checksum
Read EEPROM OSD-Vpos A3 96 XX checksum
Read EEPROM Language A3 97 XX checksum
Read EEPROM OSD Timer A3 98 XX checksum
Read EEPROM Volume A3 99 XX checksum

Additional define for OEM model, for reference only.
Write sRGB Contrast CA 53 Data checksum
Write sRGB Brightness CA 54 Data checksum
Write Serial number byte 0~9 AA 0~9 XX checksum
Read Serial number byte 0~9 A3 0~9 XX checksum

Table 1.

Incoming display mode (Input timing)

Resolution Horizontal
Frequency
(KHz)
Vertical
Frequency
(Hz)
Dot Clock
Frequency
(MHz)
Remark
*720x400 31.47(N) 70.08(P) 28.32 DOS
*800x600 46.86(P) 75.00(P) 49.50 VESA
*1024x768 48.36(N) 60.00(N) 65.00 VESA
*1024x768 60.02(P) 75.00(P) 78.75 VESA
*1152x870 68.68(N) 75.06(N)
100.00
*1152x900 71.81(N) 76.14(N) 108.00
*1280x1024 80.00(P) 75.00(P) 135.00 VESA
*1280x1024 81.18(N) 76.16(N) 135.09 SUN

Alignment Procedure
6
Confidential

2. Dressing
A. Check the 4 springs and 5 spacers on the BKT

B. Connect 2 with 1 then connect to connector 3

Alignment Procedure
7
Confidential

C. Fix DVI BD with spacers

D. Place I/F BD and SPS BD in the BKT

E. Screws on the interface & power board(toltal 10 screw)
Alignment Procedure
8
Confidential

Alignment Procedure
9
Confidential

F. Plastic fixture on the interface board and place D-sub cover

G. Screw D-SUB cover on the BKT:

Alignment Procedure
10
Confidential

H. Two gaskets at the bottom of BKT

I. Taping LVDS FFC on the panel:

Alignment Procedure
11
Confidential

J. Place BKT on the panel and fasten FFC with I/F BD

K. Place an iron cover and screw it on BKT

Alignment Procedure
12
Confidential

L. Two screws on panel right side

M. Two screws on panel left side

Alignment Procedure
13
Confidential

N. Paste aluminum tape on the backlight wire hole

O. Spring on control board and fix CTRL BD on BZL

Alignment Procedure
14
Confidential

P. Contorl board 9pin wire dressing

Q. Screw up uppercase with 5 screw

Alignment Procedure
15
Confidential

R. Screw column with uppercase with 2 screw

Circuit Operation Theory

1
Confidential

I. Introduction:
The Q7T3-FP731-D is a 17 SXGA (1280x1024) , 262 K colors(R, G, B 6-bit data) TFT LCD
monitor with multi-media function. Its an Dual (analog and digital) interface LCD monitor with a 15 pins
D-sub signal cable and a 24pins DVI-D cable . its compliant with VESA specification to offer a smart power
management and power saving function. It also offers OSD menu for users to control the adjustable items and
get some information about this monitor, and the best function is to offer users an easy method to set all
adjustable items well just by pressing one key, we called it Auto key which can auto adjusting all controlled
items. Q7T3-FP731-D also offer DDC2 function to meet VESA standard.

II. Block diagram
The Q7T3-FP731-D consists of a head and a stand (base). The head consists of a LCD module with 4
lamps, a power board (include AC/DC, DC/DC and inverter board), a control board and interface BD. The block
diagram is shown as below.

III. Circuit operation theory:
A.) HEAD:
A-1.) Interface board diagram:

Control board

Interface board
LCD module with 4 lamps (backlight)
AC power in
D-Sub DVI-D
Inverter

Power

2
Confidential

Mst 8131B

140MHz
Single Link
TMDS
MTV312M
64(AJ)
Clock
Generator

XGA
12801024
LCM
DVI-D
D-SUB
Keypad IIC
140MHz
ADC

3
Confidential

(a) Circuit operation theory:
A basic operation theory for the interface board is to convert input signal into digital RGB .
Analog RGB signal is converted to digital signal through ADC. DVI-D signal is converted
through TMDS receiver. The microprocessor Mst8131B receives video data and optimizes the
image automatically. It also supports input source selection, 16 color from a 64k palette bitmap
OSD, and keypad cont r ol l i ng. The out put dat a ar e sent t o LCD modul e.

(b) IC introduction:
1.) DDC (Display Data Channel) function: We use DDC IC to support DDC/2B function. DDC data is
stored in 24C04(EEPROM). Those data related to LCD monitor specification. PC can read them by
SDA and SCL serial communication for I
2
C communication for DDC2B.
2.) Mst8131B IC: There are A/D, Scaling, OSD, MCU functions in the Mst8131B IC. Scaling IC is
revolutionary scaling engine, capable of expanding any source resolution to a highly uniform and
sharp image, combined with the critically proven integrated 8 bit triple-ADC and patented Rapid-lock
digital clock recovery system. It also support detect mode and DPMS control. MCU control unit, it
controls all the functions of this interface board, just like the OSD display setting, the adjustable items,
adjusted data storage, the external IIC communication, support DDC2B.
3.) EEPROM: We use 24C04 to store all the adjustable data and user settings.
And use 24C02 to store DVI EDID data.
4.) MTV312M64: To stored the source code which is accessed by MCU to run program.


4
Confidential

A-2.) Power board diagram:

Fig.1

#1 EMI Filter
This circuit (fig. 2) is designed to inhibit electrical and magnetic interference for meeting FCC, VDE,
VCCI standard requirements.

Fig. 2

EMI Filter Rectifier and
filter
Isolation power
transformer
Rectifier and filter Audio Amp and
Pre-Amp
PWM controller Switching element
Feedback Isolation
Inverter circuit
Rectifier and filter
LDO regulator

5
Confidential

#2 Rectifier and filter

AC Voltage (90-264V) is rectified and filtered by BD601, C605 (See Fig 3) and the DC Output voltage is 1.4*(AC input).
(See Fig.3)

Fig. 3


6
Confidential

#3 Switching element and Isolation power transformer
When the Q601 turns on, energy is stored in the transformer. During Q601 turn-off period, the stored
energy is delivered to the secondary of transformer. R607, C607 and D601 is a snubber circuit. R615 is
current sense resistor to control output power. (See Fig.4)

Fig. 4
D701 and C703 are to produce DC output. L701 and C704 are to suppress high Frequency switching spikes.
(See Fig.5)

Fig. 5

7
Confidential

#5 PWM Controller
The PWM controller NCP1200A implements a standard current mode architecture. With an internal structure
operating at a fixed 40KHz. Where the switch time is dictated by the peak current set-point. When the current
set-point falls below a given value. The output power demand diminishes, the IC automatically enters the so-called
skip cycle mode and provides excellent efficiency.

Fig. 6
#6 Feedback circuit
PC123 is a photo-coupler and TL431 is a shunt regulation. They are used to detect the output voltage
change and be the primary and secondary isolation. When output voltage changes, the feedback voltage will
be compared and duty cycle will be decided to control the correct output voltage. (See Fig.7)

Fig. 7


8
Confidential

A-3.) Control board introduction:
The main parts of the control board are a push button, and a LED.
(a) Push button: Its a simple switch function, pressing it for ON to do the auto adjustment
function, releasing it for OFF to do nothing.
(c) LED: It indicates the DPMS status of this LCD monitor; green light means DPMS on (Normal
operating condition). Amber light means DPMS off (Power off condition).


9
Confidential

A-4.) Inverter diagram:
1.Block Diagram:

2. General Specification
Input Voltage: 15V
Input Current: 2A max.
ON/OFF Voltage: 3.3V
PWM Duty: 3.3V/47KHz
Output Requirement:
Max. Output Current: 15mA
Min. Output Current: 6mA
Lamp Working Voltage: 600Vrms
Open Lamp Voltage: 1700Vrms
Frequency: 50KHz
15Vin
ON/OFF
switching
OSCILATOR
CIRCUIT
TRANSFORMER CCFL
PWM CONTROLLER
TL1451 CIRCUIT
PROTECTION
AND DETECT
ON/OFF
BRT_ADJ

10
Confidential

3.Circuit Operation Theorem
3.1 ON/OFF SWITCH

The turn-on voltage was controlled by R756 and R757.The inverter was turned on or off by the switching transistors
Q761 and Q757, Also regulator IC751 is control by Q761 and Q757 decide supply 15V to inverter part or instead.

11
Confidential

3.2 PWM Control circuit

TL1451 is a dual PWM controller.C765 and R765 decide the working frequency.BLT_ADJ signal is from control board,
control pulse width then decide how much energy delivery to CCFL also decide CCFL brightness. Q741 and Q742 be
the buffer to rise the drive capability and the totem poles circuit can improve a capable of driving for Q743.C770 decide
the striking time delay.

12
Confidential

3.3 Oscillator Circuit

Royer circuit uses the characteristic of transformer saturation to oscillate. When the DC power inject,
Q759 or Q760 will turns on, and the current Ic increases. After a period, the transistor will leave the saturation status and Vce
increase. The result causes the voltage of primary coil get lower. Finally the transistor turn off, and another transistor turn on.
These statuses are repeated and the pin7 and pin8 of T751 will get a Sin Wave to turn on CCFL.

Q7T3-FP737S-Dual function LCD Monitor Service
Engineering Specification
1
Confidential

Table of Contents

1. Introduction ...................................................................................................................................4
2. Operational Specification..........................................................................................................4
2.1 Environment.................................................................................................................................4
2.1.1 Temperature .....................................................................................................................................................4
2.1.2 Relative Humidity ...........................................................................................................................................5
2.1.3 Altitude .............................................................................................................................................................5
2.2 Transportation .............................................................................................................................5
2.2.1 Vibration Test (Package, Non-Operating) ...................................................................................................5
2.2.2 Drop Test (Package, Non-Operating)...........................................................................................................5
2.2.3 Vibration Test (Unpackaged, Non-Operating)............................................................................................6
2.2.4 HALF-SINE SHOCK.....................................................................................................................................6
2.3 Packing Configuration ................................................................................................................7
2.3.1 Container Specification ..................................................................................................................................7
2.3.2 Carton Specification........................................................................................................................................8
2.3.3 Pallet Specification .........................................................................................................................................8
2.3.4 Container Carrying Capacity.........................................................................................................................8
2.4 Electrostatic Discharge Requirements.......................................................................................9
2.5 Safety Requirements....................................................................................................................9
2.6 EMI Requirements ......................................................................................................................9
2.7 Reliability......................................................................................................................................9
2.8 Mechanical Design for TCO 03: .................................................................................................9
2.9 Environment Protection Design: ................................................................................................10
2.10 Acoustical Noise .........................................................................................................................10
3. Input / Output Signal Specification.......................................................................................10
3.1 Input Signal Requirements .........................................................................................................10
3.1.1 Signal cable (Directly attached to unit)........................................................................................................10
3.1.2 Video signals: ..................................................................................................................................................11
3.1.3 Sync signal: ......................................................................................................................................................11
3.2 Function........................................................................................................................................11
3.2.1 Support timing .................................................................................................................................................11

2
Confidential

Table of Contents

3.3 Number of display colors: ...........................................................................................................13
3.4 Adjustment function....................................................................................................................13
3.5 Power Supply Requirements.......................................................................................................13
3.5.1 Input Power Requirements.............................................................................................................................13
3.5.2 Output Power Requirement............................................................................................................................14
3.5.3 Power Management.........................................................................................................................................14
3.6 Specification of Inverter...........................................................................................................14
3.7 Panel optical Characteristics ......................................................................................................15
4. Functional specification.............................................................................................................17
4.1 Display Quality.............................................................................................................................17
4.1.1 Display Data Area (with full white pattern) ................................................................................................17
4.1.2 Video Performance..........................................................................................................................................18
4.1.3 Light Output.....................................................................................................................................................18
4.1.4 Brightness Adjustment Range .......................................................................................................................18
5. Physical Specifications................................................................................................................18
5.1 Physical Dimension & Appearance............................................................................................18
5.1.1 Overall Dimensions: .......................................................................................................................................18
5.1.2 Outer Appearance: ..........................................................................................................................................18
5.2 Construction and Materials on outer surface ...........................................................................18
5.3 Base................................................................................................................................................18
5.4 Marking & Labels........................................................................................................................18
5.4.1 Reference Label (Rear panel) ........................................................................................................................18
5.4.2 Controls & Connectors...................................................................................................................................18
5.5 Packaging......................................................................................................................................18
5.5.1 Carton Dimension: ..........................................................................................................................................18
5.5.2 Shipping Weight:.............................................................................................................................................18
5.5.3 Shipping Container: ........................................................................................................................................18
6. Maintainability Specifications.................................................................................................19
6.1 General & Requirements ............................................................................................................19
6.1.1 Installation:.......................................................................................................................................................19
6.1.2 Periodic Maintenance: ....................................................................................................................................19
6.1.3 Repair & Calibration: .....................................................................................................................................19
3
Confidential

Table of Contents

6.2 Mean Time to Repair...................................................................................................................19
6.2.1 Module Level:..................................................................................................................................................19
6.2.2 Component Level: ...........................................................................................................................................19
6.3 Accessibility ..................................................................................................................................19
6.3.1 General:.............................................................................................................................................................19
6.3.2 Outside Cabinet, access to the following elements ....................................................................................19
6.3.3 Cover Removal, Access..................................................................................................................................19
6.4 Equipment & Tools Required.....................................................................................................19
6.4.1 Standard Test Equipment ...............................................................................................................................19
6.4.2 Documentation.................................................................................................................................................19
6.5 Electrical Emission and Energy Saving summary for TCO 03...............................................19
6.5.1 Electrical Field(AC):.......................................................................................................................................19
6.5.2 Magnetic Field(AC):.......................................................................................................................................19
6.5.3 Energy Saving: ................................................................................................................................................19
Appendix 1 Shipment Conditions..................................................................................................20
Fig. 1 Physical Dimension Front View and Side view .................................................................20
4
Confidential

1. Introduction
This specification describes a 17.0 color TFT LCD monitor which is supported by dual(analog and DVI) interface
solution and support maximum resolution 1280x1024 at 76 Hz refresh rate. No speakers are expected. Besides, tilt and wall
mount function are equipped. It has the following features:

- User controls:
(a) Power on/off switch.
(b) Exit key( Back to main menus or leave OSD menu and hot key of Input selection).
(c) I-key( For auto adjust vertical position, phase, horizontal position and pixel clock ).
(d) Enter key(For enter sub-menus or select items.).
(e) Left key (Select left, decreasing adjust and hot key of Contrast adjustment).
(f) Right key (Select right, increasing adjust and hot key of Brightness adjustment).
- OSD window for control and information display with 8 languages selection.
- DPMS (Display Power Management System)
- Power on/off indicator.
- High quality advanced zoom function (Scaling function)
- Tilt base : Attached base with 0~25 degree tilt.
-DDC2B function supported.

- A LCD monitor
(a)Head part:
(1) A LCD module(LG M170E01-A5NC).
(2) An AC power and inverter board.
(3) An Interface board.
(4) A control board.
(5) A signal cable with 15pin D-sub and 24 pin DVI connector .
(b) Base part:
(1) Tilt base.
(2) Foldable
- A power cord
- An user menu.
-Setup disk. (including .INF/.ICM/Test pattern) --all INF/ICM/Test pattern are loaded in CD manual + Quick
start guide
2. Operational Specification
2.1 Environment
2.1.1 Temperature
-Operating 0 to 40
o
C
-Storage -20 to 60
o
C
5
Confidential

2.1.2 Relative Humidity
-Operating 10 to 90% Max. ( non-condensing)
-Storage 5 to 95% Max. ( non-condensing)
2.1.3 Altitude
-Operating 0 to 3,048m (12,000ft)
-Storage 0 to 12,192m (40,000ft)

2.2 Transportation
2.2.1 Vibration Test (Package, Non-Operating)
A) Sine-wave vibration for initial resonance sweeps and dwell
* Sine sweep
Frequency (Hz) Status
5 ~ 26.6 0.6G
26.6 ~ 50 0.016"
50 ~ 500 1.5G
Sweep times: 1 sweep / Per Axis (X,Y, and Z Axis )
* One major resonance dwell is required for each axis.
Total dwell time at each resonance point shall be 15 minutes.
B) Random Vibration
Frequency (Hz) Slope ( dB/Oct.) Spectrum Level (g2/Hz)
5 ~ 100 0 0.015
100 ~ 200 -6 ---
200 --- 0.0038
Equivalent to 1.47 G rms
* Duration: 30 Minutes / Per Axis (X,Y, and Z Axis )
Total test time : 90 Minutes

2.2.2 Drop Test (Package, Non-Operating)
A) Drop Height

Weight ( Kg ) ACM Spec.
Height (cm)
0 9 91
> 9 - 18.2 76
> 18.2 - 27.2 61
> 27.2 - 45.4 46
> 45.4 - 68.1 31
> 68.1 113.5 26
Upgrade one level of height before MP.
6
Confidential

B) Drop Sequence
2
1
5
3
4
6
Surface
2. Front
3. Bottom
4. Rear
5. Right
6. Left
1. Top
Manufacturing
joint
-Corner 5-3-2
select at weakness side [the low left(or right) corner of the front panel]
-An edge drop with impact on the shortest edge radiating from corner 5-3-2
-An edge drop with impact on the next shortest edge radiating from corner 5-3-2
-An edge drop with impact on the longest edge radiating from corner 5-3-2
-A flat drop with impact on the rear
-A flat drop with impact on the front
-A flat drop with impact on the right
-A flat drop with impact on the left
-A flat drop with impact on the bottom
-A flat drop with impact on the top
After test, there is no electrical and mechanical damage permitted.

2.2.3 Vibration Test (Unpackaged, Non-Operating)
5~200Hz at 1.04g rms
FREQUENCY (Hz) SPECTRUM LEVEL (g
2
/Hz)
2.0 0.0185
4.0 0.0300
8.0 0.0300
40.0 0.0030
55.0 0.0100
70.0 0.0100
200.0 0.0010
DURATION: 15 MINUTES PER AXIS.
2.2.4 HALF-SINE SHOCK
Test conditions:
Test unit : 2 sets
Each unit has to withstand 18 shocks.(3 shocks pre face)
No- operation
Half-sine wave
7
Confidential

Duration : 3ms
Acceleration(G) : 75G
2.3 Packing Configuration

2.3.1 Container Specification
a. Shipping Container
Container Type
20'*8'*8'6
" Steel
40'*8'*8'6" Steel 40'*8'*9'6"
High Cube Steel
Gross 24,000 30,480 30,480
Weight (Kegs) Tare 2,370 4,000 4,200
Payload 21,630 26,480 26,280
Length 5,898 12,031 12,031
Width 2,352 2,352 2,352 Interior Measurement (mm)
Height 2,394 2,394 2,699
Volume (Cubic Meter) 33.2 67.74 76.4
Width 2,340 2,340 2,340
Door opening (mm)
Height 2,280 2,280 2,585
Length 5,890 12,000 12,000
Width 2,330 2,330 2,330
Useable Interior Dimension
(Deducted pallet (130mm
& Operating space 50mm)
Height 2,100 2,100 2,405
b. Air Transport
Container (1) Container (2) Container (3)
Container Type
125"*96"*96" 125"*96"*118" 125"*88"*64"
Gross 6,804 6,804 4,627
Weight (Kegs) Tare 129 129 129
Payload 6,675 6,675 4,498
Length 3,048 3,048 3,048
Width 2,260 2,260 2,082
Interior Measurement
(mm)
Height 2,438 2,997 1,625
8
Confidential

Volume (Cubic Meter) 17 19 11

2.3.2 Carton Specification
Product Net 4.4
Weight (Kegs) Gross 5.4
Length 378
Width 418
Carton Interior
Measurement (mm)
Height 139
Length 395
Width 456
Carton External
Measurement (mm)
Height 146
2.3.3 Pallet Specification
a. Dimension
Transport Type Pallet A Pallet B Pallet C
Pallet D
Length 812 812 406
406
Width 836 1254 836
1254
Shipping Pallet
Dimension (mm)
Height 115 115 115
115
Length X X X
X
Width X X X
X
Air Transport Pallet
Dimension (mm)
Height X X X
X
2.3.4 Container Carrying Capacity
Quantity of products
(sets)
Quantity of Products
(sets)
Quantity of pallet
(sets) Stowing Type
(Every container)
(Every Pallet) (Every Container)
910 Pallet A: 56 Pallet A: 6
20'
Pallet B: 84 Pallet B: 6
Pallet C: 28 Pallet C: 1
Pallet D: 42 Pallet D: 1
with pallet
40' 1960 Pallet A: 56 Pallet A: 14
9
Confidential


2.4 Electrostatic Discharge Requirements
The subject product must withstand 8 KV for contact discharge and 15 KV for air discharge of
Electrostatic Discharge and meet the acceptance criteria as specified IEC 801-2 .

2.5 Safety Requirements
The display unit complies with the following safety standards and specifications.
-UL compliance....standard for information-processing and business equipment, UL 1950.
-CSA compliance...standard C22.2 No. 950-M89, data processing equipment.
-TUV compliance...EN60950 safety specification-business equipment.
-ISO13406-2 .Ergonomic Requirements of Visual Display.
-Demko...EN60950.
-Nemko...EN60950.
-Semko...EN60950.
-Fimko...EN60950.

2.6 EMI Requirements
1. This display unit complies with the following EMC rules and regulations.
-FCC compliance...FCC Rule, Part 15, Subpart B, Class B.
-VCCI compliance...VCCI Rule, Class-2.
-CE Mark Compliance... 89/336/EEC.
EN55024, EN61000-4-2/-3/-4/-5/-6/-8/-11
EN55022, Class B.
EN61000-3-2,EN61000-3-3.
-DNSF compliance...EN55022, Class B.
-MPR2 compliance
- TCO99
-C-Tick
-BSMI
-EPA

2. The sample for EMI agency approval should be under 4 dB of the limit.
The production pilot run units should be under 3 dB of the limit.
The mass production units should be under 1 dB of the limit.
2.7 Reliability
1. The prediction MTBF of display unit shall be greater than 60,000 hours excluding the lamp.(at 25 J)
2. Lamp life time : 40,000 hrs typical at which brightness of lamp is 50% compare to that of
initial value at
7.0mA and 25J.
2.8 Mechanical Design for TCO 03:
1) Front Frame Reflectance:
* diffuse reflectance: 10%
* Gloss 2 % gloss unit
2) Labeling of plastics:
10
Confidential

Plastic weight > 25g shall be marked in accordance with ISO11469
3) Variety of Plastic:
Type of plastic material is synonymous with the term basic polymer used in ISO1043-1. For blends of plastics e.g.
PC+ABS, all weight ratios are considered to be the same type of material.
4) Painting of Plastic:
Plastic materials weighing more than 25 grams included in the VDU. Different kinds of adapters are defined as
parts of
VDU. Printed wiring board laminates and the flat panel itself are excluded.
5) Metallization of Plastic Housing:
* Metallized name-plates and control knobs are accepted.
6) Plastic components > 25g shall not contain retardants of organically bound chloride or bromide.

2.9 Environment Protection Design:
Product is Per ES 715-c49 Environment Design Guide
2.10 Acoustical Noise
With the display operating, the issue of sound measured is contained within 40 dB/A in the audible field.
3. Input / Output Signal Specification

3.1 Input Signal Requirements
3.1.1 Signal cable (Directly attached to unit)
3.1.1.1 Video Inputs:
(1) DSUB digital Signal Inputs
15pin D-sub connector is on the captive signal cable for IBM VGA, compatible graphic adapters.
The pin assignment of this connector is described as below:
1 5
6 10
11 15

15pin D-sub female
1 RED VIDEO
2 GREEN VIDEO
3 BLUE VIDEO
4 GROUND
5 Cable Detect
6 RED GROUND
7 GREEN GROUND
8 BLUE GROUND
9 PC5V
10 SYNC GROUND
11 GROUND
12 SDA
13 H SYNC (H+V)
11
Confidential

14 V SYNC
15 SCL
(2) DVI (digital signal input)
24 pins DVI connector is designed to match with DVI-digital signal cable. The pin assignment of this
connector is as the following:

* 24 pins DVI female

Pin Signal Assignment Pin Signal Assignment
1 TMDS RX2- 13 Floating
2 TMDS RX2+ 14 +5V Power
3 TMDS Ground 15 Ground
4 Floating 16 Hot Plug Detect
5 Floating 17 TMDS RX0-
6 DDC Clock 18 TMDS RX0+
7 DDC Data 19 TMDS Ground
8 Floating 20 Floating
9 TMDS RX1- 21 Floating
10 TMDS RX1+ 22 TMDS Ground
11 TMDS Ground 23 TMDS Clock+
12 Floating 24 TMDS Clock-

3.1.1.2 Cable length:
1500mm +/- 20mm

3.1.2 Video signals:
RGB separate, Analog 0.7Vp-p/75 Ohm
3.1.3 Sync signal:
- H/V separate, TTL level
- H/V composite, TTL level
3.2 Function
3.2.1 Support timing
This Interface board is designed to operate in any of the following video mode.
Multi-scan operation
Resolution
Horizontal Vertical Dot Clock
Remark Actual display resolution
640x350 31.47(P) 70.08(N) 25.17 DOS 1280x943
720x400 31.47(N) 70.08(P) 28.32 DOS full screen
12
Confidential

640x480 31.47(N) 60.00(N) 25.18 DOS
640x480 35.00(N) 67.00(N) 30.24 Macintosh
640x480 37.86(N) 72.80(N) 31.5 VESA
640x480 37.50(N) 75.00(N) 31.5 VESA
800x600 37.88(P) 60.32(P) 40.00 VESA
800x600 48.08(P) 72.19(P) 50.00 VESA
800x600 46.86(P) 75.00(P) 49.50 VESA
832X624 49.72(N) 74.55(N) 57.29 Macintosh
1024x768 48.36(N) 60.00(N) 65.00 VESA
1024x768 56.48(N) 70.10(N) 75.00 VESA
1024x768 60.02(P) 75.00(P) 78.75 VESA
1024X768 60.24(N) 74.93(N) 80.00 Macintosh
1152x864 67.50(P) 75.00(P) 108.00 VESA
1152x870 68.68(N) 75.06(N) 100.00 Macintosh
1152x900 61.80(N) 66.00(N) 94.50 SUN 66
1152x900 71.81(N) 76.14(N) 108.00 SUN
1280x1024 64.00(P) 60.00(P) 108.00 VESA
1280x1024 75.83(N) 71.53(N) 128.00 IBM1
1280x1024 80.00(P) 75.00(P) 135.00 VESA
1280x1024 81.18(N) 76.16(N) 135.09 SPARC2
1280x1024

NotesG
(1) If the incoming display mode is not supported by this I/F board listed above, the picture can show up or
doesnt which is unpredictable, even the picture can display but probably isnt good or clear.
(2) Some signals from graphics board may not function properly.
(3) P, N stands for Positive, Negative polarity of incoming HSYNC/VSYNC(input timing).
(4) OSD will show No Signal message on the screen as below to indicate it while no display mode inputs.
(5) OSD will show No Cable Connection message on the screen as below to indicate it while no cable
13
Confidential

plug in PC.
(6) OSD will show Out of Range message on the screen to indicate it while input display mode meet the
following condition
(a) The resolution is large than 1280x1024.
(b) The resolution is 1280x1024 but it frequency of vertical sync (Fv) is large than 77Hz.
(c) The frequency of horizontal sync (Fh) is large than 83KHz.
(d) The frequency of vertical sync (Fv) is large than 76Hz.

3.3 Number of display colors:
262k color numbers

3.4 Adjustment function
Brightness
Contrast
Display position (Vertical , Horizontal)
Phase
Pixel clock
Color gain(Red, Green, Blue)
OSD position (Vertical , Horizontal)
Multi-language selection
OSD time
Input selection(analog/DVI)
Recall function(Color RecallBRecall All)

3.5 Power Supply Requirements
3.5.1 Input Power Requirements
(1) Input Voltage Range
The unit shall meet all the operating requirements with an input voltage range of 90~264 Vac .
(2) Input Current
Maximum Input Current Measuring Range
(MAX) 2 Arms 90Vac 264Vac
(3) Frequency Range
The unit shall operate within a frequency range of 47Hz to 63Hz.
(4) Inrush Current
Power supply inrush current shall be less than the ratings of its critical components (including Power
switch, fuse, rectifiers and surge limiting device) for all conditions of line voltage.
(5) Regulator Efficiency
70% minimum (measuring at 115Vac and full load)
Power saving mode 1 Watts at 115vac
14
Confidential

3.5.2 Output Power Requirement

The power circuit shall supply DC power outputs as followings:

Output Nominal Regulation Load Current Range

1 5V-panel 10% 0 ~ 1.0A
2 3.3V-Fix 5% 0 ~ 1.0A
3.5.3 Power Management
Mode H/Vsync Power consumption
LED Color
(Status)
Recovery
Time
Normal Both exist < 40W
Blue
(Normal)
--
off
None or
Only one exist
< 1W, under 115Vac
< 2W, under 264Vac
Amber < 3 sec
3.6 Specification of Inverter
The backlight system is an edge-lighting type with 4 CCFLs (Cold Cathode Fluorescent Tube).
The characters of dual lamps are shown in the following tables.
ITEM SYMBOL MIN TYP MAX Unit Condition
Lamp Voltage
VL -- 650 -- V
IL=6.5 mA
Lamp Current
IL
2.5 6.5 7 mA Each Lamp
Inverter Frequency
FL 40 60 70 kHz
1250 -- -- V
Tb=0
o
C
Starting lamp voltage
VS
1000
--
--
V
Ta=25
o
C
Lamp life time LT 50,000 -- -- Hr Ta=252
o
C

NOTE: 1.All condition are at 25C ambient unless otherwise specified.
2. Load Panel=SXGA 17
15
Confidential

3.7 Panel optical Characteristics
Item Unit Conditions Min. Typ. Max.
Horizontal (Right)
CR = 10 (Left)
60
60
70
70
-
Vertical (Up)
CR = 10 (Down)
60
60
70
70
-
Horizontal (Right)
CR = 5 (Left)
70
70
80
80
-
-
Viewing Angle [degree]
Vertical (Up)
CR = 5 (Down)
70
70
80
80
-
-
Contrast ratio
Normal Direction
300
450
-
Raising Time
-
4
5
Falling Time
- 12 20
Response Time (Note 1)

[msec]

Raising + Falling
- 16 25
Red x
0.61 0.641 0.67
Red y
0.31 0.342 0.37
Green x
0.26 0.292 0.32
Green y
0.58 0.611 0.64
Blue x
0.11 0.147 0.17
Color / Chromaticity
Coordinates (CIE)

Blue y
0.04 0.068 0.10
White x 0.28
0.313
0.34
Color Coordinates (CIE) White

White y 0.30
0.329
0.36
White Luminance @ CCFL 7.0mA
(center)
[cd/m
2
]

200 260 -
Luminance Uniformity (Note 2)
[%] 75 80 -
Crosstalk (in 75Hz) (Note 3)
[%] 1.5
NoteG
1. Viewing Angle, Contrast Ratio, Response Time, Reflectance, and Chromaticity are measured at panel center.
2. Viewing Angle]c, r^
16
Confidential

See figure below
Measurement is done on position 1.
Viewing angle origine is the axis normal to the flat panel. Left (L) and Right (R) value
are the maximum angles for which CR=10. Up (U) and (D) value are the maximum
angles for which CR=10.
Normal
E
y
x
= 0 , Right
= 90 , Up
= 180 , Left
= 270 , Down

3.Contrast Ratio (CR) is defined mathematically as:
) 0 , 0 (at
(Min.) el Black Lev in Luminance
(Max.) Level White in Luminance
o o
= =

4. Response time
TrR measures the transition time of L1 relative luminance from white to black state, from 90% to 10% (see graph
below)
TrD measures the transition time of L1 relative luminance from black to white state, from 10% to 90% (see graph
below)

5. Cross talk shall be measured between two patterns.
100%
90%
TrR TrD
WHITE BLACK
10%
0% t
WHITE
17
Confidential

FULL WHITE
184 gray level
0 gray level
1/2 1/6 2/3 1/6 1/2 1/3
1/6
1/3
1/2
2/3
A A'
B
B'
184 gray level

l L
A
-L
A
l / L
A
x 100%= 1.2% max., L
A
and L
B
are brightness at location A and B
l L
B
-L
B
l / L
B
x 100%= 1.2% max., L
A
and L
B
are brightness at location A and B
LAGLuminance of measured point in A (cd/m2)
LBGLuminance of measured point in B (cd/m2)
LAGLuminance of measured point in A (cd/m2)
LBGLuminance of measured point in B (cd/m2)
(at Viewing Angle
o
0 p 0 c
o
= = , )

6. Brightness Uniformity of these 9 points is defined as below:
5
1
10%
90%
50%
90%
10%
50%
2
4
3
6
7
8
9

Brightness Uniformity = Min. brightness / Max. brightness x 100 % > 70%

4. Functional specification
All the tests to verify specifications in this section must be performed under the following standard conditions
unless otherwise noted. The standard conditions are:
-Temperature : 0 to 40 degree Celsius
-AC line input voltage : 90 Vac to 264 Vac, 47Hz or 63Hz
-Warm-up time : 30 minutes minimum

4.1 Display Quality
4.1.1 Display Data Area (with full white pattern)
(1) Horizontal: 337.920 mm
18
Confidential

(2) Vertical: 270.336 mm
4.1.2 Video Performance
(1) Resolution : 1280 X 1024 pixels Maximum
(2) Contrast ratio : 250(Min.), 500(Typ.)
(3) Response time : 16 mS(Typ.)
(4)Viewing angle : Up:70XDown:70X R/L:70X (At contrast ratio >= 10)
(5)CIE Coordinate: White ( 0.31, 0.33 ) +/- (0.03, 0.03) (at user mode)
(6) Display color: 262k bits color
4.1.3 Light Output
Brightness rating : 260cd/T(Typ.) @7.0mA
4.1.4 Brightness Adjustment Range
At contrast ratio control set at maximum level, adjusting Brightness control from minimum to maximum
position, the light output of WHITE pattern shall be increased more than 40cd/T.

5. Physical Specifications
5.1 Physical Dimension & Appearance
5.1.1 Overall Dimensions:
375mm (W) X 370mm (H) X 155mm (D)
5.1.2 Outer Appearance:
see Fig.1
5.2 Construction and Materials on outer surface
(1) Materials: Plastic
(2) Color: To be defined for Model
5.3 Base
(1)Tilt: fiest hinge:0~ 25
5.4 Marking & Labels
5.4.1 Reference Label (Rear panel)
(1) Reference numbers
(2) Manufacture data
(3) Agency Approvals
(4) Power Ratings
5.4.2 Controls & Connectors
(1) AC power cord input: abbreviated labels
(2) User's Controls: standard print
5.5 Packaging
5.5.1 Carton Dimension:
456mm (W) X395mm (D) X 146mm (H) (LCD monitor)
5.5.2 Shipping Weight:
5.5kg (LCD monitor)
5.5.3 Shipping Container:
2100 sets per 40 feet container with pallet.

19
Confidential

6. Maintainability Specifications
6.1 General & Requirements
6.1.1 Installation:
From outside of unit with standard tools and documentation provided to user.
6.1.2 Periodic Maintenance:
No periodic maintenance is required.
6.1.3 Repair & Calibration:
Require spare modules or components as specified as followings:
(1) Interface board ASSY
(3) AC-DC converter board ASSY
(4) Control board ASSY

6.2 Mean Time to Repair
6.2.1 Module Level:
Less than 10 minutes
6.2.2 Component Level:
Less than 15 minutes
6.3 Accessibility
6.3.1 General:
All panels, covers, and major assemblies are removable without disruption of permanent mounting or fasteners.
6.3.2 Outside Cabinet, access to the following elements
-Operating Controls
-AC Inlet
6.3.3 Cover Removal, Access
All sub assemblies and internally adjustable components may be accessed by removing the base and
the rear cover .
6.4 Equipment & Tools Required
6.4.1 Standard Test Equipment
(1) Voltmeter
(2) Dual trace oscilloscope
(3) Hand tools as required
(4) Computer with IBM VGA , or compatible graphic adapter
6.4.2 Documentation
A service manual will be available which covers all service requirements. A users manual written
in Japanese German, Italian, Spanish, France and English will be available to ship with the product.
6.5 Electrical Emission and Energy Saving summary for TCO03
6.5.1 Electrical Field(AC):
*Band I< 10V/m (132cd/m^2,+ pattern)
*Band II< 1V/m (132cd/m^2,+ pattern)
Note: Shielded power cord is not acceptable
6.5.2 Magnetic Field(AC):
*Band I< 200nt (132cd/m^2,+ pattern)
*Band II< 32nt (132cd/m^2,+ pattern)
6.5.3 Energy Saving:
*1
st
stage:<15W(recover time:3 sec)
2
nd
stage:<5W
*single stage:<5W(recover time: 3sec)
20
Confidential

Appendix 1 Shipment Conditions

ITEM State
Power ON
Brightness 90
Contrast 50
OSD- Timeout 20s
OSD-Language English
OSD-Image size Full Screen
OSD-Color temp SRGB MODE

Fig. 1 Physical Dimension Front View and Side view

Trouble Shooting

1
Confidential

Q7T3_LS(FP731-DVI) TROUBLE SHOOTING GUIDE
No Display or display is unstable:
1.1 Interface Board:

No picture or picture unstable

Power off Yes Turn on power
No

Does cable plugs in No Check all of wire then turn on power
connector? switch again.
Yes

Does power stable? No Check Power BD
Yes

Is LED light green/orange? No Check control BD
Yes

Is LED status normal? No Check MCU(U4) or replace it
Yes

Does crystal work correctly? No Check crystal Y2 CKT or replace it
Yes

Is interface BD normally? No Replace interface BD
Yes

Replace panel

Trouble Shooting

2
Confidential

2. BUTTON function:
2.1 Control Board

OSD is not working

Yes

Is control BD connecting? No Plug control BD then retry

Yes

Is bottom switch normally? Yes Replace control BD then retry

No
Replace Control BD
Is OSD working??

No
Check Interface BD

Trouble Shooting

3
Confidential

3. OSD function:

OSD doesnt work

Is control BD working? No Replace control BD

Check interface BD

Trouble Shooting

4
Confidential

4. Power Board
Backlight didn't shine
LED shined?
3.3V existed? IS I/Fboard connected?
IC751PIN 9IS 14-
16V?
Check IC751
PWM existed?
(BLT_ADJ)
Plug CN701again or
checking I/FBD
Turn on level existed?
(BLT_ON)
Insert them again
Check CN752,CN753
was pluged properly?
Plug CN601again or
checking PWBD
Replace IC751,Q751
Replace new fuse
Replace new fuse
Check IC701OK?
Checking F601
Broke?
Check IC601Vcc
existed?
Replace IC602,
IC702,D701or check
I/FBD
Replace IC701
Replace new fuse
Replace
IC601,Q602,Q603
R602
Y
N
N
N
N
Y
Y
Y
Y
N
Y
Y
N
N
Y
Y
Y
N
N
N

Trouble Shooting

5
Confidential

5. DVI_BD
DVI No picture or picture unstable

No

Yes

Yes

Yes

Is LED status normal? No Check MCU(U4) or replace it
Yes

Does crystal work correctly? No Check crystal Y2 CKT or replace it
Yes

Is DVI BD normally? No Replace DVI BD
Yes

Replace panel

Q7T3(AUO Panel) LCD Monitor Service Guide
Alignment Procedure

1

1.Alignment procedure (for function adjustment)
A. Preparation:
1. Setup input timing VGA_60Hz, Cross-Hatch (General-1) pattern.
2. The monitor power on at first time that will enter Factory OSD mode. (If not, Please press Menu and Exit plus
Power buttons at the same time. A Factory word will be showed on the upper left hand side of OSD Main menu.)
Burn in mode have already started. (See Fig 1.). If it hasnt started, Please choose BURN IN MODE tag and select
On to enable burn-in mode.
3. Setup unit and keep it warm up at least 30 minutes
1. Enter factory setting area (if it isnt at factory mode, Please press Menu and Exit plus Power buttons at the same
time to enter factory mode.).
2. Burn-In Mode off. See Fig 2.
3. Select timing from Table 1. The timing marked with star sign (*) have to be adjusted.
4. Execute Recall All (press Yes) to clear user area in EEPROM
5. The cursor moves to AUTO Adjust or press I-Key to run AUTO adjustment function.
6. Check the phase of the image; if phase is not perfect adjust it to the best condition.
7. Adjust the settings to following values:
CONTRAST = 50
BRIGHTNESS = 90
OSD TIME = 20
COLOR = sRGB
8. When Factory mode is disable (burn-in mode off) then power off after power on will enter user mode.

1. Setup input timing VGA_60Hz, cross-hatch (General-1) pattern.
2. Enter factory setting area (if it isnt at factory mode, Please press Menu and Exit plus Power buttons at the
same
3. Setup the Burn-in mode is On
4. Select the color to user-preset mode.
5. At Main menu move cursor to AUTO Adjust tag then press the ENTER or I-Key to run AUTO Color
balance function.
1. Setup input timing VGA_60Hz, cross-hatch (General-1) pattern.
same
3. Move cursor into BUR-IN MODE tag and select On to enable burn-in mode. (If it wants to do Auto Color
balance, please select the color to user-preset mode.)
5. The monitor has already set default value to monitor (just for 56.91L53.001)
If it cant meet color temperature spec. upper default value. Please use Auto Alignment to calibrate the color
temperature; Bluish, & Reddish and sRGB. The color temperature specification as follows:
Alignment Procedure

2

(Reddish, 5800K set on OSD) Y+- 0.342+(-) 0.03
220 cd/
(sRGB, 6500K set on OSD) Y+- 0.329+(-) 0.03
220 cd/
190 cd/

6. Move cursor into BURN IN MODE tag and select Off to disable burn-in mode.

E. Writing EDID file :

4. Runs the writing program to write the EDID file into EEPROM for analog input, ie. 15-pin D-sub.
5. Read both EEPROM data and confirm it to match with the C212 definition.


Write Bluish(9300K) R-Gain Data to NVRAM AA 3C Data checksum
Write Bluish(9300K) G-Gain Data to NVRAM AA 3D Data checksum
Write Bluish(9300K) B-Gain Data to NVRAM AA 3E Data checksum
Write sRGB(6500K) R-Gain Data to NVRAM AA 4C Data checksum
Write sRGB(6500K) G-Gain Data to NVRAM AA 4D Data checksum
Write sRGB(6500K) B-Gain Data to NVRAM AA 4E Data checksum
Write Reddish(5800K) R-Gain Data to NVRAM AA 5C Data checksum
Write Reddish(5800K) G-Gain Data to NVRAM AA 5D Data checksum
Alignment Procedure

3

Write Reddish(5800K) B-Gain Data to NVRAM AA 5E Data checksum
Read Bluish(9300K) R-Gain data from NVRAM A3 3C XX checksum
Read Bluish(9300K) G-Gain data from NVRAM A3 3D XX checksum
Read Bluish(9300K) B-Gain data from NVRAM A3 3E XX checksum
Read sRGB(6500K) R-Gain data from NVRAM A3 4C XX checksum
Read sRGB(6500K) G-Gain data from NVRAM A3 4D XX checksum
Read sRGB(6500K) B-Gain data from NVRAM A3 4E XX checksum
Read Reddish(5800K) R-Gain data from NVRAM A3 5C XX checksum
Read Reddish(5800K) G-Gain data from NVRAM A3 5D XX checksum
Read Reddish(5800K) B-Gain data from NVRAM A3 5E XX checksum
Change Color Temperature to Bluish CC 1 XX checksum
Change Color Temperature to sRGB CC 2 XX checksum
Change Color Temperature to Reddish CC 3 XX checksum
Change C/T to User CC 4 XX checksum
Off burn in mode CE 2 XX checksum
0=DE, 1=EN, 2=ES, 3=FR, 4=IT, 5=JA, 6=, 7=
Normal return code the above Byte3 (/data) FC
Alignment Procedure

4

The Table is for alignment machine to read data from EEPROM to check if the alignment process and write data are correct.
Table 1.
Multi-scan
operation
Resolution
Horizontal
Frequency (KHz)
Vertical
Frequency (Hz)
Dot Clock
Frequency (MHz)
Remark
Actual display
resolution
*720x400 31.47(N) 70.08(P) 28.32 DOS
*640x480 31.47(N) 60.00(N) 25.18 DOS
*640x480 37.50(N) 75.00(N) 31.5 VESA
*800x600 37.88(P) 60.31(P) 40.00 VESA
*800x600 46.87(P) 75.00(P) 49.5 VESA
*1024x768 48.36(N) 60.00(N) 65.00 VESA
*1024x768 60.02(P) 75.00(P) 78.75 VESA
*1152x864 67.50(P) 75.00(P) 108.00 VESA
*1280x1024 64.00(P) 60.00(P) 108.00
VESA
*1280x1024 80.00(P) 75.00(P) 135.00
VESA

Full Screen
1024x768

Table 2

Fig 1. Burn-In Mode On
Alignment Procedure

5

Fig 2. Burn-In Mode Off

2.Wire Dressing
a. LVDS Cable with clip

Alignment Procedure

6

b. LVDS Cable with tape

c. Lamp wire with clip

Alignment Procedure

7

d. Add 4 Pcs crew to BKT between panel grounding

e. Al-Foil-Mylar on the shielding cover

Alignment Procedure

8

f. Spacer

g. Signal cable with clip

Alignment Procedure

9

h. Bracket Cover

i. Plug under AC socket

Alignment Procedure

10

j. Main Grounding Wire

k. Control BD wire: conductive tape change to Clip

Alignment Procedure

11

l. Shielding cover: conductive tape

m. Bracket with panel grounding spring

Alignment Procedure

12

n. Ctrl BD with panel grounding spring

3. Add Glue
a. C605

Alignment Procedure

13

b. C603, C604, L606, L607

c. C615

Product System(PS)
Subject: ASS'Y DRAWING-Q7T3(767S) Part No.: 99.L8372.000 Rev.: 0
Doc. No. 99.L8372.000-C3-328-001
Project Code: 99.L8372.001 Component Part. No.: Page 1 of 1
Model Name: Q7T3

Form No: ACM0-0B-003-24(010918)
1
Release Notice

Q7T3(AUO panel) LCD Monitor Service Guide

1

Table of Contents
1. INTRODUCTION................................................................................................................................... 3
2. OPERATIONAL SPECIFICATION.................................................................................................... 3
2.1 ENVIRONMENT..................................................................................................................................... 3
2.2TRANSPORTATION................................................................................................................................. 3
2.3 PACKING CONFIGURATION................................................................................................................... 5
2.4 ELECTROSTATIC DISCHARGE REQUIREMENTS ..................................................................................... 7
2.5 SAFETY REQUIREMENTS ...................................................................................................................... 7
2.6 EMI REQUIREMENTS ........................................................................................................................... 7
2.7 RELIABILITY ........................................................................................................................................ 8
2.8 MECHANICAL DESIGN FOR TCO 99: .................................................................................................... 8
2.9 ENVIRONMENT PROTECTION DESIGN:.................................................................................................. 8
2.10 ACOUSTICAL NOISE ........................................................................................................................... 8
3. INPUT / OUTPUT SIGNAL SPECIFICATION................................................................................. 8
3.1 INPUT SIGNAL REQUIREMENTS ............................................................................................................ 8
3.2 FUNCTION............................................................................................................................................ 9
3.3 NUMBER OF DISPLAY COLORS: 226K COLOR NUMBERS...................................................................... 10
3.4 ADJUSTMENT FUNCTION .................................................................................................................... 10
3.5 DISPLAY POWER MANAGEMENT SYSTEM (DPMS)............................................................................ 10
3.7 PANEL OPTICAL CHARACTERISTICS NOTE...................................................................................... 12
3.8 BACK-LIGHT UNIT........................................................................................................................ 14
4. FUNCTIONAL SPECIFICATION..................................................................................................... 14
4.1 DISPLAY QUALITY............................................................................................................................. 14
5. PHYSICAL SPECIFICATIONS......................................................................................................... 15
5.1 PHYSICAL DIMENSION & APPEARANCE ............................................................................................. 15
5.2 CONSTRUCTION AND MATERIALS ON OUTER SURFACE....................................................................... 15
5.3 BASE.................................................................................................................................................. 15
5.4 MARKING & LABELS ......................................................................................................................... 15
5.5 PACKAGING ....................................................................................................................................... 15
6. MAINTAINABILITY SPECIFICATIONS........................................................................................ 15
6.1 GENERAL & REQUIREMENTS ............................................................................................................. 15
6.2 MEAN TIME TO REPAIR...................................................................................................................... 15
6.3 ACCESSIBILITY................................................................................................................................... 16

2

Table of Contents

6.4 EQUIPMENT & TOOLS REQUIRED....................................................................................................... 16
6.5 ELECTRICAL EMISSION AND ENERGY SAVING SUMMARY FOR TCO99............................................... 16

3

1. Introduction
This specification describes a 17.0 color TFT LCD monitor which is supported by analog interface solution and support
maximum resolution 1280X1024 at 75Hz refresh rate. It has the following features:
- User controls:
(a) Power on/off switch.
(b) Menu key: For enter sub-menus or select items.
(c) " EXIT "key: back to main menusleave OSD or enter volume hot-key function.
(d) "
3
" key: For left adjustment and enter Contrast Hot-key function.
(e) "
4
" key: For right adjustment and enter Brightness Hot-key function.
(f) I-Key: For auto-adjustment picture.
- OSD window for control and information display with 8 languages selection.
- DPMS (Display Power Management System)
- Power on/off indicator.
- Tilt base (with tilt function from 0 to +25 degree).
-DDC2B function supported.
It is composed of the following materials:
-A LCD monitor
(a) Head part:
(1) A LCD module (AU M170EN05).
(2) An Inverter +AC-DC board
(3) An Interface board.
(4) A control board.
(5) A 15pin D-sub connector
(b) Base part:
(1) Tilt base.
- A power cord
- An user menu.

2. Operational Specification
2.1 Environment
2.1.1 Temperature
-Operating +0 to +40 degrees Celsius
-Non-operating -20 to +60 degrees Celsius
2.1.2 Humidity
-Operating 10 to 90% Max. Non-condensing
-Non-operating 10 to 95% Max. Non-condensing
2.1.3 Altitude
-Operating 0 to 3,048m (10,000ft)
-Non-operating 0 to 12,192m (40,000ft)
2.2Transportation
2.2.1 Vibration Test (Package, Non-Operating)


4

A) Sine-wave vibration for initial resonance sweeps and dwells
* Sine sweep
Frequency (Hz) Status
5 ~ 26.6 0.6G
26.6 ~ 50 0.016"
50 ~ 500 1.5G
Sweep times: 1 sweep / Per Axis (X, Y, and Z Axis)
* One major resonance dwell is required for each axis.
Total dwell time at each resonance point shall be 15 minutes.
B) Random Vibration
Frequency (Hz) Slope (dB/Oct.) Spectrum Level (g2/Hz)
5 ~ 100 0 0.015
100 ~ 200 -6 ---
200 --- 0.0038
Equivalent to 1.47 G rms
* Duration: 30 Minutes / Per Axis (X, Y, and Z Axis)
Total test time: 90 Minutes
2.2.2 Drop Test (Package, Non-Operating)
A) Drop Height

Weight (Kg)
ACM Spec.
Height (cm)
0 - 9 91
> 9 - 18.2 76
> 18.2 - 27.2 61
> 27.2 - 45.4 46
> 45.4 - 68.1 31
> 68.1 - 113.5 26
B) Drop Sequence
2
1
5
3
4
6
Surface
2. Front
3. Bottom
4. Rear
5. Right
6. Left
1. Top
Manufacturing
joint


5

-Corner 5-3-2 select at weakness side [the low left (or right) corner of the front panel]
-An edge drop with impact on the shortest edge radiating from corner 5-3-2
-An edge drop with impact on the next shortest edge radiating from corner 5-3-2
-An edge drop with impact on the longest edge radiating from corner 5-3-2
-A flat drop with impact on the rear
-A flat drop with impact on the front
-A flat drop with impact on the right
-A flat drop with impact on the left
-A flat drop with impact on the bottom
-A flat drop with impact on the top
After test, there is no electrical and mechanical damage permitted.
2.2.3 HALF-SINE SHOCK
Test conditions:
Test unit: 2 sets
Each unit has to withstand 18 shocks.(3 shocks pre face)
No- operation
Half-sine wave
Duration: 3ms
Acceleration (G): 75G
2.3 Packing Configuration
2.3.1 Container Specification

Container Type
20'*8'*8'6
" Steel
40'*8'*8'6" Steel 40'*8'*9'6"
High Cube Steel
Gross 24,000 30,480 30,480
Weight (Kegs) Tare 2,370 4,000 4,200
Payload 21,630 26,480 26,280
Length 5,898 12,031 12,031
Width 2,352 2,352 2,352 Interior Measurement (mm)
Height 2,394 2,394 2,699
Volume (Cubic Meter) 33.2 67.74 76.4
Width 2,340 2,340 2,340
Door opening (mm)
Height 2,280 2,280 2,585

6

Length 5,890 12,000 12,000
Width 2,330 2,330 2,330
Useable Interior Dimension
(Deducted pallet (130mm
& Operating space 50mm)
Height 2,100 2,100 2,405
b. Air Transport
Container (1) Container (2) Container (3)
Container Type
125"*96"*96" 125"*96"*118" 125"*88"*64"
Gross 6,804 6,804 4,627
Weight (Kegs) Tare 129 129 129
Payload 6,675 6,675 4,498
Length 3,048 3,048 3,048
Width 2,260 2,260 2,082
Interior Measurement
(mm)
Height 2,438 2,997 1,625
Volume (Cubic Meter) 17 19 19

2.3.2 Carton Specification
Product Net 4.2
Weight (Kegs) Gross 6.2
Length 368
Width 407
Carton Interior
Measurement (mm)
Height 140
Length 385
Width 445
Carton External
Measurement (mm)
Height 147
2.3.3 Pallet Specification
a. Dimension
Transport Type Pallet A Pallet B Pallet C
Pallet D
Shipping Pallet Length 770 770 1155
1155

7

Width 890 1335 890
1335
Dimension (mm)
Height 115 115 115
115
Length X X X
X
Width X X X
X
Air Transport Pallet
Dimension (mm)
Height X X X
X
2.3.4 Container Carrying Capacity

Quantity of products
(sets)
Quantity of Products
(sets)
Quantity of pallet
(sets) Stowing Type
(Every container) (Every Pallet) (Every Container)
1050 Pallet A: 56 Pallet A: 6
20'
Pallet C:84 Pallet C: 1
Pallet D:126 Pallet D: 1
40' 2100 Pallet A: 56 Pallet A: 15
with pallet
2.4 Electrostatic Discharge Requirements
The subject product must withstand 8KV for contact discharge and 15KV for air discharge of
Electrostatic Discharge and meet the acceptance criteria as specified in XXXISO 9241-3XXX -- should be
IEC 801-2.
2.5 Safety Requirements
The display unit complies with the following safety standards and specifications.
- UL compliance.... standard for information-processing and business equipment, UL 1950.
- CSA compliance...standard C22.2 No. 950-M89, data processing equipment.
- TUV compliance...EN60950 safety specification-business equipment.
- ISO13406-2. Ergonomic Requirements of Visual Display.
2.6 EMI Requirements
1. This display unit complies with the following EMC rules and regulations.
-FCC compliance...FCC Rule, Part 15, Subpart B, Class B.
-VCCI compliance...VCCI Rule, Class-2.
-CE Mark Compliance... 89/336/EEC.
EN55024, EN61000-4-2/-3/-4/-5/-6/-8/-11
EN55022, Class B.
EN61000-3-2, EN61000-3-3.
-DNSF compliance...EN55022, Class B.
-MPR2 compliance
-TCO99
-C-Tick
-BSMI
-EPA


8

2. The sample for EMI agency approval should be under 4 dB of the limit.
The production pilot run units should be under 3 dB of the limit.
The mass production units should be under 1 dB of the limit.
2.7 Reliability
1. The prediction MTBF of display unit shall be greater than 60,000 hours excluding the lamp. (at 25 )
2. Lamp lifetime: 30,000 hrs minimum at which brightness of lamp is 50% compare to that of initial value at
7.0mA and 25.
2.8 Mechanical Design for TCO 99:

1) Front Frame Reflectance:
* diffuse reflectance: > 20%
* Gloss <= 30% gloss unit
2) Labeling of plastics:
Plastic weight > 25g shall be marked in accordance with ISO11469
3) Variety of Plastic:
All plastic components that weight > 100g shall be made from the same type of plastic.
4) Painting of Plastic:
*Any plastic components that weight >100g shall not be painted lacquer or vanished, so that the paint, lacquer or
vanish in dry matter exceed 1 weight-% of the plastic component.
* Mould decoration (IMD) is not allowed
* All paints, lacquers, vanishes or colour additives used shall be declared by the type and mount.
5) Metallization of Plastic Housing:
* Metallization is not allowed.
6) Plastic components > 25g shall not contain retardants of organically bound chloride or bromide.

2.9 Environment Protection Design:
Product is Per ES 715-c49 Environment Design Guide
2.10 Acoustical Noise
With the display operating, the issue of sound measured is contained within 40 dB/A in the audible field.
3. Input / Output Signal Specification
3.1 Input Signal Requirements
3.1.1 Signal cable
(1) Analog Video Inputs:
15pin D-sub connector is on the captive signal cable for IBM VGA, compatible graphic adapters.
The pin assignment of this connector is described as below:


9

1 5
6
10
11 15

15pin D-sub female

1 RED VIDEO
2 GREEN VIDEO
3 BLUE VIDEO
4 GROUND
5 GROUND
6 RED GROUND
7 GREEN GROUND
8 BLUE GROUND
9 PC5V
10 SYNC GROUND
11 GROUND
12 SDA
13 H SYNC (H+V)
14 V SYNC
15 SCL
Cable length:
1600mm +/- 20mm
3.1.2 Video signals:
RGB separate, Analog 0.7Vp-p/75 Ohm
3.1.3 Sync signal:
- H/V separate, TTL level
- H/V composite, TTL level
3.2 Function
3.2.1 Support timing
This Interface board is designed to operate in any of the following video mode.
Incoming display mode(Input timing)
Multi-scan
operation
Resolution
Horizontal
Frequency (KHz)
Vertical
Frequency (Hz)
Dot Clock
Frequency (MHz)
Remark
Actual display
resolution
640x350 31.47(P) 70.08(N) 25.17 DOS 1280x943
*720x400 31.47(N) 70.08(P) 28.32 DOS
640x480 31.47(N) 60.00(N) 25.18 DOS
640x480 35.00(N) 67.00(N) 30.24 Macintosh
640x480 37.86(N) 72.80(N) 31.5 VESA
640x480 37.50(N) 75.00(N) 31.5 VESA
800x600 37.88(P) 60.32(P) 40.00 VESA
800x600 48.08(P) 72.19(P) 50.00 VESA
*800x600 46.86(P) 75.00(P) 49.50 VESA
full screen
1280x1024

10

832X624 49.72(N) 74.55(N) 57.29 Macintosh
*1024x768 48.36(N) 60.00(N) 65.00 VESA
1024x768 56.48(N) 70.10(N) 75.00 VESA
*1024x768 60.02(P) 75.00(P) 78.75 VESA
1024X768 60.24(N) 74.93(N) 80.00 Macintosh
1152x864 67.50(P) 75.00(P) 108.00 VESA
*1152x870 68.68(N) 75.06(N) 100.00 Macintosh
1152x900 61.80(N) 66.00(N) 94.50 SUN 66
1152x900 71.81(N) 76.14(N) 108.00 SUN
*1280x1024 64.00(P) 60.00(P) 108.00 VESA
1280x1024 75.83(N) 71.53(N) 128.00 IBM1
*1280x1024 80.00(P) 75.00(P) 135.00 VESA
*1280x1024 81.18(N) 76.16(N) 135.09 SPARC2

3.3 Number of display colors: 226K color numbers
3.4 Adjustment function
Luminance:
Brightness
Contrast
Geometry:
H. Position
V. Position
Pixel Clock
Phase
Color gain (Red, Green, Blue)
OSD:
H. Position
V. Position
OSD Time
Multi-language selection
Recall function:
Position Recall
Color Recall
Recall All
Miscellaneous:
Display Information.
OSD Halftone
3.5 Display Power Management System (DPMS)
This Interface board will automatically cut down the power of the monitor when not receiving HSYNC or VSYNC
signals over about 5 seconds, and the condition are as below,
HSYNC VSYNC LCD Module Backlight
Pulse Pulse On On
No pulse Pulse Off Off
Pulse No pulse Off Off
No pulse No pulse Off Off


11

3.6 Power Supply Requirement
3.6.1 Input Power Requirements
(1) Input Voltage Range
The unit shall meet all the operating requirements with an input voltage range of 90~264 Vac.
(2) Input Current
Maximum
Input Current Measuring Range
(MAX) 2 Arms 90Vac 264Vac
(3) Frequency Range
The unit shall operate within a frequency range of 47KHz to 63KHz.
(4) Inrush Current
Power supply inrush current shall be less than the ratings of its critical components (including
Power switch, fuse, rectifiers and surge limiting device) for all conditions of line voltage.
(5) Regulator Efficiency
70% minimum (measuring at 115Vac and full load)
(6) Maximum power consumption 45Watts (without Audio).
Power saving mode 3 Watts.
3.6.2 Output Power Requirements
The power circuit shall supply DC power outputs as followings:
Output Nominal Regulation Load Current Range
1 5V-Fix 5% 0 ~ 0.8A
2 3.3V-Fix 5% 0 ~ 0.8A

3.6.4 Power Management
Mode H/Vsync Power consumption
LED Color
(Status)
Recovery
Time
Normal Both exist < 45W
Green
(Normal)
--
Off
None or
Only one exist
< 3W Amber 5 sec


12

3.7 Panel optical Characteristics Note
Item Condition Symbol Min. Typ. Max. Unit
Contrast Ratio
=0,=0 CR 250 450 - -
Up
=0 (CR>=10) 70 - Deg.
Vertical
Down
=0 (CR>=10)
70 - Deg.
Left
=0 (CR>=10) 70 - Deg.

Viewing Angle

Horizontal
Right
=0 (CR>=10)
70 - Deg.
252.5C
=0,=0
Tr
Tf
-
-
-
-
4
12
-
-
ms
ms
Response Time
Rise Time
Fall Time
Cross Talk
=0,=0 Tr+Tf - - 16 ms
White Luminance
Center point at
CCFL 7.0mA
260 - cd/m
Wx
0.28 0.31 0.34
White
Wy
0.30 0.33 0.36
Rx
0.61 0.64 0.67
Red
Ry
0.31 0.34 0.37
Gx
0.26 0.29 0.32
Green
Gy
0.58 0.61 0.64
Bx
0.11 0.14 0.17

Chromaticity

Blue
By
CIE1931
=0,
=0
0.04 0.07 0.01

1. Viewing Angle, Contrast Ratio, Response Time, Reflectance, and Chromaticity are measured at panel center.
2. Viewing Angle,


13

2. Contrast Ratio (CR) is defined mathematically as:
Surface Luminance with all white pixels
Contrast Ratio = _____________________________________
Surface Luminance with all black pixels

4. Response time
TrR measures the transition time of L1 relative luminance from white to black state, from 90% to 10% (see graph below)
100%
90%
TrR TrD
WHITE BLACK
10%
0% t
WHITE

TrD measures the transition time of L1 relative luminance from black to white state, from 10% to 90% (see graph below)
5. Flicker is measured at cyan dot pattern of Forground RGB (0,0,0) and Background RGB (0,31,31).

6. The variation in surface luminance of these 9 points is defined as below:

1
2 3
4
5
6 7 8
9

14

3.8 BACK-LIGHT UNIT
The backlight system is an edge-lighting type with 4 CCFLs (Cold Cathode Fluorescent Lamp).
The characters of dual lamps are shown in the following tables.
Ta=25 2C
ITEM SYMBOL MIN TYP MAX Unit Condition
Lamp Current lf 3.0 7 7.5 mA
Lamp Voltage
VL
700 Vrms IL=7.0mArms
Driving Frequency

40 50 80 KHz *1
LIFE Time - 30,000 - Hour
*2
IL=7.0ma
Continuous
Operation
-
1700 - Vrms 0C
Startup Voltage
-
1200 -
Vrms 25 2C
*1.Lamp frequency of inverter may produce interference with horizontal synchronous frequency,and this may cause horizontal
beat on the display.Therefore,please adjust lamp frequency,and keep inverter as far from module as possible or use
electronic shielding between inverter and module to avoid the interference
*2. Definition of the lamp lifetime
Luminance: L under 50% of specification
Starting Lamp Voltage: VS < 1700V, Ta=0
VS < 1200V, Ta=25
4. Functional specification
All the tests to verify specifications in this section must be performed under the following standard conditions unless
otherwise noted. The standard conditions are:
-Temperature: 5 to 40 degree Celsius
-AC line input voltage: 90 Vac to 264 Vac, 47Hz or 63Hz
-Warm-up time: 30 minutes minimum
4.1 Display Quality
4.1.1 Display Data Area (with full white pattern)
(1) Horizontal: 337.920 mm
(2) Vertical: 270.336 mm
4.1.2 Video Performance
(1) Resolution: 1280X1024 pixels Maximum
(2) Contrast ratio: 250(Min.), 450(Typ.)
(3) Response time: 16 ms (Typ.)
(4)Viewing angle : Up/Down:70 R/L:70 (At contrast ratio >= 10)
(5) CIE Coordinate: White (0.31, 0.33) +/- (0.03, 0.03) (at user mode)
(6) Display color: 18 bits color
4.1.3 Light Output
Brightness rating : 260cd/ (Typ.) (at user mode)


15

4.1.4 Brightness Adjustment Range
At contrast ratio control set at maximum level, adjusting Brightness control from minimum to maximum position,
the light output of WHITE pattern shall be increased more than 40cd/.
5. Physical Specifications
5.1 Physical Dimension & Appearance
5.1.1 Overall Dimensions: 375mm (W) X 370mm (H) X 155mm (D)
5.1.2 Outer Appearance: see Fig.1
5.2 Construction and Materials on outer surface
(1) Materials: Plastic
5.3 Base
(1)Tilt: fiest hinge:0~ 25 , second hinge : 25 ~135
5.4 Marking & Labels
5.4.1 Reference Label (Rear panel)
(1) Reference numbers
(2) Manufacture data
(3) Agency Approvals
(4) Power Ratings
5.4.2 Controls & Connectors
(1) DC power adapter input: abbreviated labels
(2) User's Controls: standard print
5.5 Packaging
5.5.1 Carton Dimension: 385mm (W) X455mm (D) X 1478mm (H) (LCD monitor)
5.5.2 Shipping Weight: 6.2kg (LCD monitor)
5.5.3 Shipping Container: 2100 sets per 40 feet container with pallet.

6. Maintainability Specifications
6.1 General & Requirements
6.1.1 Installation: From outside of unit with standard tools and documentation provided to user.
6.1.2 Periodic Maintenance: No periodic maintenance is required.
6.1.3 Repair & Calibration: Require spare modules or components as specified as followings:
(1) Interface board ASSY
(2) AC-DC converter board ASSY
(1) Control board ASSY
6.2 Mean Time to Repair
6.2.1 Module Level: Less than 10 minutes
6.2.2 Component Level: Less than 15 minutes

16

6.3 Accessibility
6.3.1 General:
All panels, covers, and major assemblies are removable without disruption of permanent mounting or fasteners.
6.3.2 Outside Cabinet, access to the following elements
-Operating Controls
-AC Inlet
-Audio in
6.3.3 Cover Removal, Access
All sub assemblies and internally adjustable components may be accessed by removing the base and the rear
cover .
6.4 Equipment & Tools Required
6.4.1 Standard Test Equipment
(1) Voltmeter
(2) Dual trace oscilloscope
(3) Hand tools as required
(4) Computer with IBM VGA, or compatible graphic adapter
6.4.2 Documentation
A service manual will be available which covers all service requirements. A users manual written in Japanese
German, Italian, Spanish, France and English will be available to ship with the product.
6.5 Electrical Emission and Energy Saving summary for TCO99
6.5.1 Electrical Field(AC):
*Band I< 10V/m (132cd/m^2,+ pattern)
*Band II< 1V/m (132cd/m^2,+ pattern)
6.5.2 Magnetic Field(AC):
*Band I< 200nt (132cd/m^2,+ pattern)
*Band II< 32nt (132cd/m^2,+ pattern)
6.5.3 Energy Saving:
*1
st
stage:<15W(recover time:3 sec)
2
nd
stage:<5W
*single stage:<5W(recover time: 3sec)

Appendix 1 Shipment Conditions
ITEM State
Power OFF
Brightness 90
Contrast 50
OSD- Timeout 20s
OSD-Language English
OSD-Image size Full Screen
OSD-Color temp CU MODE

17

Fig. 1 Physical Dimension Front View and Side view
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev.
Date: Sheet of
Project Code
Reviewed By Approved By Prepared By
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C2-204-004
INTERFACE BOARD
1 5
JAMSON LIU DAVEN WU
48.L8301.S11 S11
ANGEL HU
<Size>
Q7T3-FP767S 99.L8372.001
0
Tuesday, February 11, 2003
NA
Opt i cal Poi nt s
Screw Holes
H4
HOLE-V8
1
2
3
4
5
6
7
8
9
OP
OP4
OP
OP14
OP
OP7
H2
HOLE-V8
1
2
3
4
5
6
7
8
9
H1
HOLE-V8
1
2
3
4
5
6
7
8
9
OP
OP2
OP
OP10
OP
OP12
OP
OP13
OP
OP1
OP
OP5
OP
OP3
OP
OP8
OP
OP9
H3
HOLE-V8
1
2
3
4
5
6
7
8
9
OP
OP11
OP
OP6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PC5V
G+
B+
R+
R-
G-
B-
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
VS
HS
DSUB_SCL
DSUB_SDA
BLUE+
GREEN+
RED+
RED-
GREEN-
BLUE-
Cable-Detect
DVIPC5V
DVISCL
DVISDA
RX0-
RX0+
RX1-
RX1+
RX2-
RX2+
RXC-
RXC+
RX0M
RX0P
RX1M
RX1P
RX2M
RX2P
RXCM
RXCP
RX1+
RX2+
RX1-
RX0+
RX2-
RX0-
DVIPC5V
DVISCL
DVISDA
RXC+ RXC-
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C2-204-004
INTERFACE BOARD
2 5
JAMSON LIU DAVEN WU
48.L8301.S11 S11
ANGEL HU
<Size>
Q7T3-FP767S 99.L8372.001
0
NA
OPEN
DN10
BAV99
1
3
2
TP4
R10
22
U2C
74LVC14A
5 6
1
4
7
R7 22
C2 0.01U 50V K
R3
75
TP3
D1
TZMC5V1
1
2
R1
75
DN11
BAV99
1
3
2
R18
4.7K
C5 0.01U 50V K
TP6
TP13
R11 47
DN1
BAV99
1
3
2
R14
100
TP5
TP15
R4 56
R17
10K
C1
0.1U
16V K
R20 10K
R13
22
TP17
U2A
74LVC14A
1 2
1
4
7
U1
AT24C02A
A0
1
A1
2
A2
3
VSS
4
VCC
8
WP
7
SCL
6
SDA
5
TP7
R19
4.7K
DN4
BAV70LT1
2
3
1
C12
47P
50V J
U3
AT24C02A
A0
1
A1
2
A2
3
VSS
4
VCC
8
WP
7
SCL
6
SDA
5
R12 56
C3 0.01U 50V K
C8
47P
50V J
TP12
U2D
74LVC14A
9 8
1
4
7
J2
2061106212
1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
17 18
19 20
21 22
23 24
TP8
R2
75
TP19
DN5
BAV99
1
3
2
D5
TZMC5V1
1
2
DN12
BAV99
1
3
2
C6 0.01U 50V K
DN3
BAV99
1
3
2
TP20
TP14
TP9
D6
TZMC5V1
1
2
DN100
BAV99
1
3
2
R15
100
TP18
DN7
BAV99
1
3
2
TP11
R6
2.7K
TP16
DN13
BAV99
1
3
2
R5
2.7K
TP21
D7
TZMC5V1
1
2
TP22
D4
TZMC5V1
1
2
TP10
DN8
BAV99
1
3
2
TP23
D8
TZMC5V1
1
2
C4 0.01U 50V K
J1
CON16
1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
DN2
BAV99
1
3
2
R8 56
TP2
C7 0.01U 50V K
D3
TZMC5V1
1
2
D2
TZMC5V1
1
2
C13
0.1U
16V K
DN9
BAV99
1
3
2
DN6
BAV70LT1
2
3
1
C10
0.1U
16V K
TP1
C11
47P
50V J
R16
10K
R9 47
U2B
74LVC14A
3 4
1
4
7
C9
47P
50V J
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
FLASH_WE
RMADDR[0..15]
R
M
D
A
T
A
[
0
..7
]
RMADDR5
RMDATA0 RMADDR7
RMADDR11
RMADDR9
RMADDR10
TXD
RMADDR11
RMDATA7
RMADDR14
RMDATA7
RMDATA2
SDA
SDA
RMADDR5
RMADDR10
RMDATA6
RMADDR2 RMDATA5 RMADDR12
BANK
RMADDR1
RMADDR8
RMADDR1
RMADDR2
RMADDR8
RMDATA1
SCL
RMDATA1
RMDATA3
RMADDR3
RMADDR14
RMDATA3
RMDATA0
RMADDR6
RMADDR15
RMADDR13
ROM_OEn
RMADDR6
RMADDR7
RXD
RMDATA2
RMADDR12
RMDATA6
RMDATA4
RMADDR3
RMDATA4
RMADDR4 RMADDR9
RMADDR13
RMADDR15
RMADDR8
SCL
RMDATA5
RMADDR14
BANK
RMADDR9
RMADDR0
RMADDR0
RMADDR4
FLASH_WE
3.3V_DDDS 3.3V_SDDS
3.3V_RDDS
3.3V_RGB
3.3V_DVI
2.5V_RXPL
TXD
RXD
DEN
DCLK
TCLK
XTAL
3.3V_DVI
DHS
DVS
Reset
+3.3V
+2.5V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+2.5V
+2.5V +3.3V
+3.3V +3.3V
+3.3V +3.3V +3.3V +3.3V
+3.3V
+3.3V
GREEN- P.2
BLUE+ P.2
BLUE- P.2
VS P.2
HS P.2
RED+ P.2
RED- P.2
GREEN+ P.2
BRT_ADJ
BL_ON
DSUB_SCL
DSUB_SDA LED_ORG
LED_GRN
VOL_ON/OFF
PW_SW
KEY_MENU
I_KEY
KEY_DEC
KEY_INC
VOLUME
DCLK_TTL
DEN_TTL
DVS_TTL
OB7
OB6
OB5
OB4
OB3
OB2
OB1
OB0
OG7
OG6
OG5
OG4
OG3
OG2
OG1
OG0
OR7
OR6
OR5
OR4
OR3
OR2
OR1
OR0
EB7
EB6
EB5
EB4
EB3
EB2
EB1
EB0
EG7
EG6
EG5
EG4
EG3
EG2
EG1
EG0
ER7
ER6
ER5
ER4
ER3
ER2
ER1
ER0
LVDS_EN
KEY_EXIT
LCD_ON
DHS_TTL
Cable-Detect
RXCP P.2
RXCM P.2
RX2P P.2
RX2M P.2
RX1P P.2
RX1M P.2
RX0M P.2
RX0P P.2
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C2-204-004
INTERFACE BOARD
3 5
JAMSON LIU DAVEN WU
48.L8301.S11 S11
ANGEL HU
<Size>
Q7T3-FP767S 99.L8372.001
0
NA
ROM_ADDR9
Available for reading from a status register
1
ROM_ADDR7 If using 6-wire host protocol, program this bit to 1
OCM_START
GPIO(22:16) is on "Host Port" pins
x
HOST_PORT_EN
1 = All 48K of ROM is in external ROM
0
Reserved
HOST_PROTOCOL
x
ROM_ADDR8
0 = XTAL and TCLK pins are connected
1
DESCRIPTION
x ROM_ADDR6
1
Available for reading from a status register
NAME
x
0
ADDRESS SET
USER_BITS(4:0)
Determines polarity of HCLK signal
OCM_ROM_CFG(1)
If using 6-wire host protocol, program this bit to 0
USER_BITS(7:5)
ROM_ADDR14
Reset
Circuit
BOOTSTRAP SIGNALS
SCLPOL
ROM_ADDR13
FLASH/ Prom-Jet Socket
ROM_ADDR(4:0)
32-Pin PLCC Socket
ROM_ADDR(12:10)
ROM_ADDR5
OSC_SEL
1 = OCM becomes active after OCM_CLK is stable Close to respective power Pins Close to respective power Pins
RS232
OPEN OPEN
OPEN
Reset
Circuit
OPEN
OPEN
C49
0.1U
16V K
+ C14
22U
16V
1
2
C50
0.1U
16V K
Q2
2N3906
3
2
1
C21
47P
OPEN
C58
0.1U
16V K
C16
0.1U
16V K
R69 51K
C34
0.1U
16V K
C55
0.1U
16V K
R24
2.7K
R50
10K
+ C40
22U
16V
1
2
C18
0.1U
16V K
CN1
22P OPEN
8
1
7
2
6
3
5
4
RN10
100
1
2
3
4
8
7
6
5
J3
CON_3P_S
1
2
3
R46
10K
R34
10K
R99 4.7K
+ C41
22U
16V
1
2
+ C28
22U
16V
1
2
CN5
22P OPEN
8
1
7
2
6
3
5
4
CN12
22P OPEN
8
1
7
2
6
3
5
4
RN7
100
1
2
3
4
8
7
6
5
R21 0
R33 0
C57
0.1U
16V K
CN2
22P OPEN
8
1
7
2
6
3
5
4
CN10
22P OPEN
8
1
7
2
6
3
5
4
RN3
100
1
2
3
4
8
7
6
5
R40
10K
R70
10K
C51
0.1U
16V K
C54
0.1U
16V K
L1
BEAD
R44
10K
CN8
22P OPEN
8
1
7
2
6
3
5
4
R36 1KF
C25
0.1U
16V K
C15
0.1U
16V K
C36 4.7P J
C31
0.1U
16V K
R35
10K
RN4
100
1
2
3
4
8
7
6
5
C20
0.1U
16V K
L2
BEAD
C53
0.1U
16V K
R47
10K
C39
0.1U
16V K
C26
0.1U
16V K
C30
0.1U
16V K
Int_Test
U4
GM2120
710212000E
RED+
171
RED-
170
GREEN+
167
GREEN-
166
BLUE+
163
BLUE-
162
RX2+
179
RX2-
180
RX1+
185
RX1-
186
RX0+
191
RX0-
192
XTAL
151
TCLK
152
GPIO0/PWM0
40
GPIO1/PWM1
41
GPIO2/PWM2
42
GPIO3/TIMER1
43
GPIO4/UART_D1
44
GPIO5/UART_D0
45
GPIO6/EXTCLK
46
GPIO7
47
GPIO10/TCON_ROE3
49
GPIO11
50
GPIO12
51
GPIO13
52
DCLK/TCON_OCLK
118
DEN/TCON_ECLK
115
DVS/TCON_FSYNC
117
DHS/TCON_LP
116
RXC-
195
RXC+
194
REXT
174
TCON_OPOL
120
TCON_OINV
121
TCON_ESP
122
TCON_EPOL
123
TCON_EINV
124
TCON_RSP2
125
TCON_RSP3
126
TCON_RCLK
127
TCON_ROE
128
GPIO20/HDATA3
206
GPIO19/HDATA2
207
GPIO18/HDATA1
208
GPIO17/HDATA0
1
GPIO16/HFS
205
GPIO22/HCLK
204
RESETn
5
GPIO21/IRQn
4
DDC_SCL
6
DDC_SDA
7
GPIO9/TCON_ROE2
48
GPIO8/IRQINn
39
CLKOUT
201
ROM_ADDR0
25
ROM_ADDR1
24
ROM_ADDR2
23
ROM_ADDR3
22
ROM_ADDR4
19
ROM_ADDR5
18
ROM_ADDR6
17
ROM_ADDR7
16
ROM_ADDR8
15
ROM_ADDR15
8
ROM_DATA0
35
ROM_DATA1
34
ROM_DATA2
33
ROM_DATA3
32
ROM_DATA4
31
ROM_DATA5
30
ROM_DATA6
29
ROM_DATA7
28
ROM_ADDR14
9
ROM_ADDR13
10
ROM_ADDR9
14
ROM_ADDR11
12
ROM_ADDR10
13
ROM_ADDR12
11
ROM_OEn
36
V
D
D
1
_
A
D
C
_
2
.5
1
5
5
V
D
D
2
_
A
D
C
_
2
.5
1
5
3
AGND_GREEN
165
AGND_RED
169
AGND_BLUE
161
AGND_ADC
158
SGND_ADC
157
AGND_RX2
178
R
V
D
D
2
R
V
D
D
2
0
R
V
D
D
5
3
R
V
D
D
6
7
R
V
D
D
8
1
R
V
D
D
9
7
R
V
D
D
1
1
1
R
V
D
D
1
2
9
C
V
D
D
2
6
C
V
D
D
8
8
C
V
D
D
1
3
4
C
V
D
D
2
0
3
V
D
D
_
R
X
2
_
2
.5
1
7
6
PPWR
113
PBIAS
114
AGND_IMB
175
V
D
D
_
R
X
1
_
2
.5
1
8
2
AGND_RX1
184
V
D
D
_
R
X
0
_
2
.5
1
8
8
AGND_RX0
190
AGND_RXC
197
AGND_RXPLL
198
VDD_RXPLL_2.5
199
A
V
D
D
_
R
P
L
L
1
5
0
AVSS_RPLL
149
V
D
D
_
D
P
L
L
_
3
.3
1
4
8
A
V
D
D
_
S
D
D
S
1
4
6
V
D
D
_
S
D
D
S
_
3
.3
1
4
4
A
V
D
D
_
D
D
D
S
1
4
1
V
D
D
_
D
D
D
S
_
3
.3
1
3
9
AVSS_SDDS
145
AVSS_DDDS
140
HSYNC
137
VSYNC
136
R
V
S
S
3
R
V
S
S
2
1
R
V
S
S
3
8
R
V
S
S
5
4
R
V
S
S
6
8
R
V
S
S
8
2
R
V
S
S
9
8
R
V
S
S
1
1
2
R
V
S
S
1
3
0
C
V
S
S
8
9
C
V
S
S
1
3
3
C
V
S
S
2
0
2
C
V
S
S
1
3
5
G
N
D
1
_
A
D
C
1
5
6
G
N
D
2
_
A
D
C
1
5
4
G
N
D
_
R
X
2
1
7
7
G
N
D
_
R
X
1
1
8
3
G
N
D
_
R
X
0
1
8
9
V
S
S
_
D
P
L
L
1
4
7
V
S
S
_
S
D
D
S
1
4
3
V
S
S
_
D
D
D
S
1
3
8
N/C
200
ADC_TEST
159
PD6/ER6
61
PD7/ER7
62
PD10/EG2
65
PD11/EG3
66
PD12/EG4
69
PD13/EG5
70
PD14/EG6
71
PD15/EG7
72
PD33/OG1
94
PD32/OG0
93
PD18/EB2
75
PD19/EB3
76
PD20/EB4
77
PD21/EB5
78
PD22/EB6
79
PD23/EB7
80
PD17/EB1
74
PD16/EB0
73
PD26/OR2
85
PD27/OR3
86
PD28/OR4
87
PD29/OR5
90
PD30/OR6
91
PD31/OR7
92
PD25/OR1
84
PD24/OR0
83
PD34/OG2
95
PD35/OG3
96
PD36/OG4
99
PD37/OG5
100
PD38/OG6
101
PD39/OG7
102
PD9/EG1
64
PD8/EG0
63
PD42/OB2
105
PD43/OB3
106
PD44/OB4
107
PD45/OB5
108
PD46/OB6
109
PD47/OB7
110
PD41/OB1
104
PD40/OB0
103
TCON_OSP
119
C
V
S
S
2
7
Reserved
131
N/C
142
Reserved
132
AVDD_IMB
173
AVDD_RX2
181
AVDD_RX1
187
AVDD_RX0
193
AVDD_RXC
196
AVDD_BLUE
164
AVDD_GREEN
168
AVDD_RED
172
AVDD_ADC
160
PD5/ER5
60
PD4/ER4
59
PD3/ER3
58
PD2/ER2
57
PD1/ER1
56
PD0/ER0
55
R
V
D
D
3
7
C60
0.1U
16V K
R27
10K
R52
10K
C101
1U
10V Z
RN1
100
1
2
3
4
8
7
6
5
U7
AT24C16 16K
NC
1
NC
2
NC
3
GND
4
SDA
5
SCL
6
WP
7
VCC
8
RN11
100
1
2
3
4
8
7
6
5
C52
0.1U
16V K
C38
0.1U
16V K
RN8
100
1
2
3
4
8
7
6
5
C37
0.1U
16V K
R25
10K
C35 4.7P J
R51
10K
R68
10K
RN13
100
1
2
3
4
8
7
6
5
R29
100K
+ C33
22U
16V
1
2
R48
10K
+ C23
22U
16V
1
2
C29
0.1U
16V K
R42
10K
CN3
22P OPEN
8
1
7
2
6
3
5
4
L6
BEAD
R38
10K
U9
V6300L OPEN
NC
1
VSS
2
NC
3
VDD
5
RES
4
RN9
100
1
2
3
4
8
7
6
5
R41
10K
Y1 14.318MHZ
R39
10K
C27
0.1U
16V K
CN6
22P OPEN
8
1
7
2
6
3
5
4
CN11
22P OPEN
8
1
7
2
6
3
5
4
RN5
100
1
2
3
4
8
7
6
5
L4
BEAD
R22
1KF
RN12
100
1
2
3
4
8
7
6
5
RN2
100
1
2
3
4
8
7
6
5
L3
BEAD
R31
3KF
CN4
22P OPEN
8
1
7
2
6
3
5
4
CN9
22P OPEN
8
1
7
2
6
3
5
4
CN7
22P OPEN
8
1
7
2
6
3
5
4
R37
10K U6 SST 39VF010
A15
3
A14
29
A13
28
A12
4
A11
25
A10
23
A9
26
A8
27
A7
5
A6
6
A5
7
A4
8
A3
9
A2
10
A1
11
A0
12
DQ7
21
DQ6
20
DQ5
19
DQ4
18
DQ3
17
DQ2
15
DQ1
14
DQ0
13
OE
24
WE
31
VCC
32
NC
1
GND
16
A16
2
NC/A17
30
CE
22
C32
0.1U
16V K
C59
0.1U
16V K
+ C17
22U
16V
1
2
C19
0.1U
16V K
R43
10K R49
10K
R28
10K
D9
1N4148
1
2
R32 0
R45
10K
C42
0.1U
16V K
RN6
100
1
2
3
4
8
7
6
5
C43
0.1U
16V K
L5
BEAD
C22
47P
OPEN
C44
0.1U
16V K
C56
0.1U
16V K
C45
0.1U
16V K
C46
0.1U
16V K
C47
0.1U
16V K
R26
10K
C48
0.1U
16V K
C24
0.1U
16V K
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3V
+5V
+3.3V
+2.5V
LCD_ON
BL_ON
BRT_ADJ
VOLUME
VOL_ON/OFF
LED_ORG
KEY_MENU
KEY_DEC
LED_GRN
KEY_EXIT
I_KEY
KEY_INC
PW_SW
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C2-204-004
INTERFACE BOARD
4 5
JAMSON LIU DAVEN WU
48.L8301.S11 S11
ANGEL HU
<Size>
Q7T3-FP767S 99.L8372.001
0
NA
PWM out put f i r st , i t must be " H" when no wor k.
OPEN OPEN
R60 1K
L23
C75
0.1U
50V Z
C64
100P
50V J
L20
U5
IRU1206-25CY
IN
1
G
N
D
2
OUT
3
G
N
D
4
+ C79
10U
16V
1
2
C68
0.1U
16V K
J4
2060091109
1
2
3
4
5
6
7
8
9
C67
0.1U
16V K
R59 1K
C73
0.1U
50V Z
R53 200
J5
20.72060.207
1
2
3
4
5
6
7
8
9
10
11
12
13
14
R58 1K
C65
100P
50V J
R56 1K
C81
0.1U
50V Z
C61
100P
50V J
R57 1K L21
C70
0.1U K
C76
0.1U
50V Z
U2F
74LVC14A
13 12
1
4
7
L24
+C72
10U
16V
1
2
R23
0
R55 1K
C62
100P
50V J
L22
+C69
10U
16V
1
2
C71
0.1U K
C63
100P
50V J
R54 100
C74
0.1U
50V Z
L15
L18
U2E
74LVC14A
11 10
1
4
7
L19
C77
0.1U
50V Z
C78
0.1U
50V Z
C66
100P
50V J
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+5V +5V
+3.3V
+3.3V
+3.3V
+3.3V
ER7
ER5
EG0
EG1
EG2
EG6
EG7
EG3
EG4
EG5
EB0
EB6
EB7
EB1
EB2
EB3
EB4
EB5
DHS_TTL
DVS_TTL
DEN_TTL
DCLK_TTL
ER6
ER0
ER1
ER2
ER3
ER4
E0-
E0+
E1-
E1+
E2-
E2+
ECLK-
ECLK+
E3-
E3+
O3+
OR3
O0-
DHS_TTL
OG2
OB0
DVS_TTL
OG0
OR6
OG5
OR4
O1+
O3-
OCLK-
OB2
OG7
OR0
OB6
O2-
DEN_TTL
OB5
OG6
OR1
OR5
O2+
OB7
OR2
OG1
OB1
DCLK_TTL
OG3
OB4
OCLK+
O0+
OB3
O1-
OR7
OG4
LVDS_EN
LCD_PW
LCD_ON
E3+ O0-
O0+
O1-
O1+
O2-
O2+
OCLK-
OCLK+
O3-
O3+
E3-
ECLK+
ECLK-
E2+
E2-
E1+
E1-
E0+
E0-
LCD_PW
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C2-204-004
INTERFACE BOARD
5 5
JAMSON LIU DAVEN WU
48.L8301.S11 S11
ANGEL HU
<Size>
Q7T3-FP767S 99.L8372.001
0
NA
"L" Fal l i ng edge t r i gger
"H" Ri si ng edge t r i gger
J6
20D0017210
1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
17 18
19 20
+ C88
22U
16V
1
2
C96
0.1U
16V K
L7
BEAD
L13
BEAD
L11
BEAD
+C85
10U
16V
1
2
C91
0.1U
16V K
C95
0.1U
16V K
+ C99
22U
16V
1
2
J7
2060089108
1
2
3
4
5
6
7
8
R61
100K
C84
0.1U
16V K
C98
0.1U
16V K
C87
0.1U
16V K
T. L.
IC1
THC63LVDM83A
VCC
1
TXIN5
2
TXIN6
3
TXIN7
4
GND
5
TXIN8
6
TXIN9
7
TXIN10
8
VCC
9
TXIN11
10
TXIN12
11
TXIN13
12
GND
13
TXIN14
14
TXIN15
15
TXIN16
16
VCC
17
TXIN17
18
TXIN18
19
TXIN19
20
GND
21
TXIN20
22
TXIN21
23
TXIN22
24
TXIN23
25
VCC
26
TXIN24
27
TXIN25
28
TXIN4
56
TXIN3
55
TXIN2
54
GND
53
TXIN1
52
TXIN0
51
TXIN27
50
LVDS GND
49
TXOUT0-
48
TXOUT0+
47
TXOUT1-
46
TXOUT1+
45
LVDS VCC
44
LVDS GND
43
TXOUT2-
42
TXOUT2+
41
TXCLK OUT-
40
TXCLK OUT+
39
TXOUT3-
38
TXOUT3+
37
LVDS GND
36
PLL GND
35
PLL VCC
34
PLL GND
33
PWR DWM
32
TXCLK IN
31
TXIN26
30
GND
29
C94
0.1U
16V K
+ C83
47U
16V
1
2
C86
0.1U
16V K
R66
OPEN
+ C90
22U
16V
1
2
L8
BEAD
R62
20K
L14
BEAD
T. L.
U8
GF4435
S
1
S
2
S
3
G
4
D
8
D
7
D
6
D
5
C100
0.1U
16V K
C82
0.1U
16V K
R67
10K
R65
10K
L12
BEAD
+ C97
22U
16V
1
2
T. L.
IC2
THC63LVDM83A
VCC
1
TXIN5
2
TXIN6
3
TXIN7
4
GND
5
TXIN8
6
TXIN9
7
TXIN10
8
VCC
9
TXIN11
10
TXIN12
11
TXIN13
12
GND
13
TXIN14
14
TXIN15
15
TXIN16
16
VCC
17
TXIN17
18
TXIN18
19
TXIN19
20
GND
21
TXIN20
22
TXIN21
23
TXIN22
24
TXIN23
25
VCC
26
TXIN24
27
TXIN25
28
TXIN4
56
TXIN3
55
TXIN2
54
GND
53
TXIN1
52
TXIN0
51
TXIN27
50
LVDS GND
49
TXOUT0-
48
TXOUT0+
47
TXOUT1-
46
TXOUT1+
45
LVDS VCC
44
LVDS GND
43
TXOUT2-
42
TXOUT2+
41
TXCLK OUT-
40
TXCLK OUT+
39
TXOUT3-
38
TXOUT3+
37
LVDS GND
36
PLL GND
35
PLL VCC
34
PLL GND
33
PWR DWM
32
TXCLK IN
31
TXIN26
30
GND
29
C89
0.1U
16V K
R64
OPEN
Q1
2N3904
1
3
2
R63
10K
Trouble Shooting

1

Q7T3 TROUBLE SHOOTING GUIDE
No Display or display is unstable:
1.1 Interface Board:


No

Yes

Yes

Yes

Is LED status normal? No Check Flash Rom or replace it
Yes

Does crystal work correctly? No Check crystal CKT or replace it
Yes

Yes

Replace panel

Trouble Shooting

2

2. BUTTON function:
2.1 Control Board

OSD is not working

Yes


Yes


No
Replace Control BD
Is OSD working??

No
Check Interface BD

3. OSD function:

OSD doesnt work


Check interface BD

Trouble Shooting

3

4. Power Board
LED shined?
3.3Vexisted? IS I/Fboard connected?
IC751 PIN 9IS 15V? Replace Q761
PWMexisted?
(BLT_ADJ)
PlugCN701 again or
checkingI/FBD
(BLT_ON)
Insert themagain
CheckCN752,CN753
PlugCN601 again or
checkingPWBD
Replace IC751,Q751
Replace new fuse
Replace new fuse
Check IC701 OK?
CheckingF601
Broke?
CheckIC601 Vcc
existed?
Replace IC602,
IC702,D701 or check
I/FBD
Replace IC701
Replace new fuse
Replace
IC601,Q602,Q603
R602
Y
N
N
N
N
Y
Y
Y
Y
N
Y
Y
N
N
Y
Y
Y
N
N
N


1

I. Introduction:
The Q7T3-FP767 is a 17 SXGA (1280x1024) , 262 K colors(R, G, B 6-bit data) TFT LCD
monitor with multi-media function. Its an analog interface LCD monitor with a 15 pins D-sub signal
cable and its compliant with VESA specification to offer a smart power management and power saving
function. It also offers OSD menu for users to control the adjustable items and get some information
about this monitor, and the best function is to offer users an easy method to set all adjustable items
wel l j ust by pressi ng one key, we cal l ed i t Auto key whi ch can auto adj usti ng al l
controlled items. Q7T3-FP767 also offer DDC2 function to meet VESA standard.

II. Block diagram
The Q7T3-FP767S consists of a head and a stand (base). The head consists of a LCD module
with 4 lamps, a power board (include AC/DC, DC/DC and inverter board), a control board and interface
BD. The block diagram is shown as below.

AC-DC
board

TFT-LCD module with 4 CCFL(backlight)

AC input
To
backlight

Analog RGB signals
AC
socket

Control board
DDC IC
EEPROM
MCU
gm2120
LVDS Xmtr x 2
Interface board
LVDS
D-sub
connector
Flash ROM
Power sequence
circuit
Inverter
board

A.) HEAD:

PW BD

AC Socket

2

Interface Board
Red
Green
Blue
Vsync
Hsync
(/H+V)
A/D
MCU
Scaling
OSD

To
LCD
module
E
E
P
R
O
M
SCL
SDA
F
L
A
S
H
-

R
O
M

DDC
gm2120

A basic operation theory for this interface board is to convert analog signals of Red, Green,
Blue. The scaling IC has internal A/D converter, internal OSD and auto detect input timing
functions. A/D converter is convert analog signal to digital data. OSD is offering adjustable
functions to end-user. Detect timing is for detect change mode. Scaler generate the pixel clock to
the LVDS transmitter. Finally output the digital RGB data, the Hsync, Vsync and pixel clock to
LCD panel driver IC by LVDS transmitter. MCU also embedded in Gm2120 offers H/W DDC2Bi
function & controls system processing. EEPROM is stored DDC data, OSD common data and
user mode data. Flash-Rom is stored the source code which is accessed by MCU to run program.

1.) DDC (Display Data Channel) function: We use DDC IC to support DDC/2B function. DDC data
is stored in 24C02(EEPROM). Those data related to LCD monitor specification. PC can read
them by SDA and SCL serial communication for I

2.) Gm2120 IC: There are A/D, Scaling, OSD, MCU functions in the Gm2120 IC. Scaling IC is
revolutionary scaling engine, capable of expanding any source resolution to a highly uniform
and sharp image, combined with the critically proven integrated 8 bit triple-ADC and patented

3

Rapid-lock digital clock recovery system. It also support detect mode and DPMS control. MCU
control unit, it controls all the functions of this interface board, just like the OSD display setting,
the adjustable items, adjusted data storage, the external IIC communication, support DDC2B.
4.) FLASH ROM: To stored the source code which is accessed by MCU to run program.


Fig.1

#1 EMI Filter
This circuit (fig. 2) is designed to inhibit electrical and magnetic interference for meeting FCC,
VDE, VCCI standard requirements.
filter
Isolation power
transformer
Pre-Amp
PWM controller
Switching element
Feedback Isolation
Inverter circuit
LDO regulator

4

Fig. 2


AC Voltage (90-264V) is rectified and filtered by BD601, C605 (See Fig 3) and the DC Output
voltage is 1.4*(AC input). (See Fig.3)

Fig. 3


5

When the Q601 turns on, energy is stored in the transformer. During Q601 turn-off period, the
stored energy is delivered to the secondary of transformer. R607, C607 and D601 is a snubber
circuit. R615 is current sense resistor to control output power. (See Fig.4)

Fig. 4
D701 and C703 are to produce DC output. L701 and C704 are to suppress high Frequency switching
spikes. (See Fig.5)

Fig. 5

6

#5 PWM Controller
The current mode control IC UC3842B is used to control PWM. When the VCC terminal of it gets
16V, IC601 turns on. +5V will be set up at Pin8 through soft start circuit, which includes R617, C611,
D606 and D605. R616 and C610 generate a fixed frequency saw-tooth wave at Pin4.

Fig. 6
#6 Feedback circuit
PC123 is a photo-coupler and TL431 is a shunt regulation. They are used to detect the output
voltage change and be the primary and secondary isolation. When output voltage changes, the
feedback voltage will be compared and duty cycle will be decided to control the correct output
voltage. (See Fig.7)

Fig. 7

(c) LED: It indicates the DPMS status of this LCD monitor; green light means DPMS on
(Normal operating condition). Amber light means DPMS off (Power off condition).

7

1.Block Diagram:

Input Voltage: 15V
Output Requirement:
Frequency: 50KHz
15Vin
ON/OFF
switching
OSCILATOR
CIRCUIT
TRANSFORMER CCFL
PWM CONTROLLER
TL1451 CIRCUIT
PROTECTION
AND DETECT
ON/OFF
BRT_ADJ

8

3.1 ON/OFF SWITCH

The turn-on voltage was controlled by R756 and R757.The inverter was turned on or off by the
switching transistors Q761 and Q757, Also regulator IC751 is control by Q761 and Q757 decide
supply 15V to inverter part or instead.

9


TL1451 is a dual PWM controller.C765 and R765 decide the working frequency.BLT_ADJ signal is
from control board, control pulse width then decide how much energy delivery to CCFL also decide
CCFL brightness. Q741 and Q742 be the buffer to rise the drive capability and the totem poles circuit
can improve a capable of driving for Q743.C770 decide the striking time delay.

10


Q759 or Q760 will turns on, and the current Ic increases. After a period, the transistor will leave the
saturation status and Vce increase. The result causes the voltage of primary coil get lower. Finally the
transistor turn off, and another transistor turn on. These statuses are repeated and the pin7 and pin8 of T751
will get a Sin Wave to turn on CCFL.

Q7T3(CPT Panel)LCD Monitor Service Guide
Alignment Procedure

1

1.Alignment procedure (for function adjustment)
A. Preparation:
1. Setup input timing VGA_60Hz, Cross-Hatch ( General - I ) pattern.
2. The monitor power on at first time that will enter Factory OSD mode. (If not, Please press Menu and Exit plus
Power buttons at the same time. A Factory word will be showed on the upper left hand side of OSD Main menu.)
Burn in mode have already started. (See Fig 1.). If it hasnt started, Please choose BURN IN MODE tag and select
On to enable burn-in mode.(See Fig2a ,2b)
3. Setup unit and keep it warm up at least 20 minutes
1. Enter factory setting area (if it isnt at factory mode, Please press Menu and Exit plus Power buttons at the same
2. Select timing from Table 1. The timing marked with star sign (*) have to be adjusted.
3. Execute Recall All (press Yes) to clear user area in EEPROM
4. The cursor moves to AUTO Adjust or press I-Key to run AUTO adjustment function.(After AUTO adjustment,
Press Exit key to exit AUTO Color Balance function.
6. Check the phase of the image; if phase is not perfect adjust it to the best condition.
7. Adjust the settings to following values:
CONTRAST = 50
BRIGHTNESS = 90
OSD TIME = 20
COLOR = sRGB
8. When Factory mode is disable (burn-in mode off) then power off after power on will enter user mode.

1. Setup input timing XGA_75Hz, 4 gray pattern.( chroma timing 307 , pattern 45)
same
3. Setup the Burn-in mode is On
4. Select the color to user-preset mode.
5. At Main menu move cursor to AUTO Adjust tag then press the ENTER or I-Key to run AUTO Adjust
function, then press RIGHT Key to run Auto Color Balance function .
1. Setup input timing VGA_60Hz, white pattern.
same
3. Move cursor into BUR-IN MODE tag and select On to enable burn-in mode. (If it wants to do Auto Color
balance, please select the color to user-preset mode.)
If the default value cant meet color temperature spec. Please use Auto Alignment to calibrate the color temperature;
Bluish, & Reddish and sRGB. The color temperature specification as follows:
Alignment Procedure

2

(Reddish, 5800K set on OSD) Y+- 0.342+(-) 0.03
230cd/m
(sRGB, 6500K set on OSD) Y+- 0.329+(-) 0.03
230cd/m
200cd/m

5. Move cursor into BURN IN MODE tag and select Off to disable burn-in mode.

E. Writing EDID file :

4. Runs the writing program to write the EDID file into EEPROM for analog input, ie. 15-pin D-sub.
5. Read both EEPROM data and confirm it to match with the C212 definition.


Write Bluish(9300K) R-Gain Data to NVRAM AA 3C Data checksum
Write Bluish(9300K) G-Gain Data to NVRAM AA 3D Data checksum
Write Bluish(9300K) B-Gain Data to NVRAM AA 3E Data checksum
Write sRGB(6500K) R-Gain Data to NVRAM AA 4C Data checksum
Write sRGB(6500K) G-Gain Data to NVRAM AA 4D Data checksum
Write sRGB(6500K) B-Gain Data to NVRAM AA 4E Data checksum
Write Reddish(5800K) R-Gain Data to NVRAM AA 5C Data checksum
Write Reddish(5800K) G-Gain Data to NVRAM AA 5D Data checksum
Alignment Procedure

3

Write Reddish(5800K) B-Gain Data to NVRAM AA 5E Data checksum
Read Bluish(9300K) R-Gain data from NVRAM A3 3C XX checksum
Read Bluish(9300K) G-Gain data from NVRAM A3 3D XX checksum
Read Bluish(9300K) B-Gain data from NVRAM A3 3E XX checksum
Read sRGB(6500K) R-Gain data from NVRAM A3 4C XX checksum
Read sRGB(6500K) G-Gain data from NVRAM A3 4D XX checksum
Read sRGB(6500K) B-Gain data from NVRAM A3 4E XX checksum
Read Reddish(5800K) R-Gain data from NVRAM A3 5C XX checksum
Read Reddish(5800K) G-Gain data from NVRAM A3 5D XX checksum
Read Reddish(5800K) B-Gain data from NVRAM A3 5E XX checksum
Change Color Temperature to Bluish CC 1 XX checksum
Change Color Temperature to sRGB CC 2 XX checksum
Change Color Temperature to Reddish CC 3 XX checksum
Change C/T to User CC 4 XX checksum
Off burn in mode CE 2 XX checksum
0=DE, 1=EN, 2=ES, 3=FR, 4=IT, 5=JA, 6=, 7=
Normal return code the above Byte3 (/data) FC
Alignment Procedure

4

The Table is for alignment machine to read data from EEPROM to check if the alignment process and write data are correct.
Table 1.
Multi-scan
operation
Resolution
Horizontal
Frequency (KHz)
Vertical
Frequency (Hz)
Dot Clock
Frequency (MHz)
Remark
Actual display
resolution
*640x480 31.47(N) 60.00(N) 25.18 DOS
*640x480 37.50(N) 75.00(N) 31.5 VESA
*800x600 37.88(P) 60.31(P) 40.00 VESA
*800x600 46.87(P) 75.00(P) 49.5 VESA
*1024x768 48.36(N) 60.00(N) 65.00 VESA
*1024x768 60.02(P) 75.00(P) 78.75 VESA
*1152x864 67.50(P) 75.00(P) 108.00 VESA
*1280x1024 64.00(P) 60.00(P) 108.00
VESA
*1280x1024 80.00(P) 75.00(P) 135.00
VESA

Full Screen
1280 x 1024
Table 2
Alignment Procedure

5

Fig 1. Factory Mode On

Fig 2a. Burn-In Mode Button
Alignment Procedure

6

Fig 2b. Burn-In Mode ON
2.Wire Dressing
a. RSDS Cable

Alignment Procedure

7

b. Lamp wire with clip

c. Add 4 Pcs crew to BKT between panel grounding

Alignment Procedure

8

d. Al-Foil-Mylar on the shielding cover

e. Spacer

Alignment Procedure

9

f. Signal cable with clip

g. Bracket Cover

Alignment Procedure

10

h. Plug under AC socket

i. Main Grounding Wire

Alignment Procedure

11

j. Control BD wire: conductive tape change to Clip

k. Shielding cover: conductive tape

Alignment Procedure

12

l. Bracket with panel grounding spring

m. Ctrl BD with panel grounding spring

Alignment Procedure

13

3. Add Glue
a. C605

b. C603, C604, L606, L607

Alignment Procedure

14

c. C615

Product System(PS)
Subject: ASS'Y Drawing Part No.: 99.L8372.CBE Rev.: 0
Doc. No. 99.L8372.CBE-C3-328-001
Project Code: 99.L8372.001 Component Part. No.: Page 1 of 1
Model Name: Q7T3

Form No: ACM0-0B-003-24(010918)
1
Release Notice

Q7T3 (CPT panel) LCD Monitor Service Guide

1

I. Introduction:
The Q7T3-CPT is a 17 SXGA (1280x1024) , 26.2 K colors(R, G, B 6-bit data) TFT LCD
monitor without multi-media function. Its an analog interface LCD monitor with a 15 pins D-sub signal
cable and its compliant with VESA specification to offer a smart power management and power saving
function. It also offers OSD menu for users to control the adjustable items and get some information
about this monitor, and the best function is to offer users an easy method to set all adjustable items
wel l j ust by pressi ng one key, we cal l ed i t Auto key whi ch can auto adj usti ng al l
controlled items. Q7T3-CPT also offer DDC2 function to meet VESA standard.

II. Block diagram
The Q7T3-CPT consists of a head and a stand (base). The head consists of a LCD module with
4 lamps, a power board (include AC/DC, DC/DC and inverter board), a control board and interface BD.
The block diagram is shown as below.

A.) HEAD:

2

A basic operation theory for this interface board is to convert analog signals of Red, Green,
Blue. The scaling IC has internal A/D converter, internal OSD and auto detect input timing
functions. A/D converter is convert analog signal to digital data. OSD is offering adjustable
functions to end-user. Detect timing is for detect change mode. Scalar finally output the digital
RGB data, the Hsync, Vsync and pixel clock to LCD panel driver IC by RSDS interface. MCU also
embedded in PW133A controls system processing. EEPROM is stored DDC data, OSD common
data and user mode data. Flash-Rom is stored the source code which is accessed by MCU to run
program.

1.) DDC (Display Data Channel) function: We use DDC IC to support DDC/2B function. DDC data
is stored in 24C02(EEPROM). Those data related to LCD monitor specification. PC can read
them by SDA and SCL serial communication for I

2.) PW133A IC : There are A/D, Scaling, OSD, MCU functions in the PW133A IC. Scaling IC is
revolutionary scaling engine, capable of expanding any source resolution to a highly uniform
and sharp image, combined with the critically proven integrated 8 bit triple-ADC and patented
Rapid-lock digital clock recovery system. It also support detect mode and DPMS control. MCU

3

control unit, it controls all the functions of this interface board, just like the OSD display setting,
the adjustable items, adjusted data storage, the external IIC communication, support DDC2B.
4.) FLASH ROM: To stored the source code which is accessed by MCU to run program.


Fig.1

#1 EMI Filter
This circuit (fig. 2) is designed to inhibit electrical and magnetic interference for meeting FCC,
VDE, VCCI standard requirements.
filter
Isolation power
transformer
Pre-Amp
PWM controller
Switching element
Feedback Isolation
Inverter circuit
LDO regulator

4

Fig. 2


AC Voltage (90-264V) is rectified and filtered by BD601, C605 (See Fig 3) and the DC Output
voltage is 1.4*(AC input). (See Fig.3)

Fig. 3


5

When the Q601 turns on, energy is stored in the transformer. During Q601 turn-off period, the
stored energy is delivered to the secondary of transformer. R607, C607 and D601 is a snubber
circuit. R615 is current sense resistor to control output power. (See Fig.4)

Fig. 4
D701 and C703 are to produce DC output. L701 and C704 are to suppress high Frequency switching
spikes. (See Fig.5)

Fig. 5

6

#5 PWM Controller
The PWM controller NCP1200A implements a standard current mode architecture. With an internal
structure operating at a fixed 40KHz. Where the switch time is dictated by the peak current set-point.
When the current set-point falls below a given value. The output power demand diminishes, the IC
automatically enters the so-called skip cycle mode and provides excellent efficiency.

Fig. 6
#6 Feedback circuit
PC123 is a photo-coupler and TL431 is a shunt regulation. They are used to detect the output
voltage change and be the primary and secondary isolation. When output voltage changes, the
feedback voltage will be compared and duty cycle will be decided to control the correct output
voltage. (See Fig.7)

Fig. 7


7

(c) LED: It indicates the DPMS status of this LCD monitor; green light means DPMS on
(Normal operating condition). Amber light means DPMS off (Power off condition).


8

1.Block Diagram:

Input Voltage: 15V
Output Requirement:
Frequency: 50KHz
15Vin
ON/OFF
switching
OSCILATOR
CIRCUIT
TRANSFORMER CCFL
PWM CONTROLLER
TL1451 CIRCUIT
PROTECTION
AND DETECT
ON/OFF
BRT_ADJ

9

3.1 ON/OFF SWITCH

The turn-on voltage was controlled by R756 and R757.The inverter was turned on or off by the
switching transistors Q761 and Q757, Also regulator IC751 is control by Q761 and Q757 decide
supply 15V to inverter part or instead.

10


TL1451 is a dual PWM controller.C765 and R765 decide the working frequency.BLT_ADJ signal is
from control board, control pulse width then decide how much energy delivery to CCFL also decide
CCFL brightness. Q741 and Q742 be the buffer to rise the drive capability and the totem poles circuit
can improve a capable of driving for Q743.C770 decide the striking time delay.

11


Q759 or Q760 will turns on, and the current Ic increases. After a period, the transistor will leave the
saturation status and Vce increase. The result causes the voltage of primary coil get lower. Finally the
transistor turn off, and another transistor turn on. These statuses are repeated and the pin7 and pin8 of T751
will get a Sin Wave to turn on CCFL.

5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
G+
B+
R+
RXC-
RXC+
RX0-
RX0+
RX1-
RX1+
RX2-
RX2+
DSUB_SDA
3.3V_M
PC5V
3.3V_MCU
3.3V_MCU
3.3V_MCU
3.3V_MCU
PC5V
3.3V_MCU
PC5V_OFF
RED+
VSYNC
BLUE+
HSYNC
RED-
DSUB_SCL
GREEN+
GREEN-
BLUE-
DVIPC5V
DVISCL
DVISDA
A-detect
D-detect
DVIPC5V RX0-
RX0+
RX1-
RX1+
RX2-
RX2+
RXC-
RXC+
RXC-
RXC+
RX0-
RX0+
RX1-
RX1+
RX2-
RX2+
DVISCL
DVISDA
RX0M
RX1P
RX0P
RX2P
RXCP
RX2M
RX1M
RXCM
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C3-304-006
INTERFACE BOARD
1 6
ARSENIO LIU ARIES CHU
48.L8301.S72 S72
ANGEL HU
<Size>
Q7T3 99.L8372.001
0
Tuesday, December 23, 2003
<OEM/ODM>
10/9 '03
R1:
10K --> 2K.
PC5V 3.3_MCU PC5V_OFF
+ - H
+ + L
- + Don't care
If both PC5V and 3.3_MCU exist:
PC5V_OFF should set "LOW" to prevent PC5V from entering
the system.
When only PC5V exists:
PC5V_OFF should set "HIGH" to provide CPU power.
Actually, in the initial state, NO PC5V_OFF, if VGA
cable is connected, PC5V exists --> Q4 will ON.
That will make 3.3_M = 3.3V.
DVIPC5VGND
Q2
2N3906
3 2
1
C1 47P J
R24
10K
U1
AT24C02
A0
1
A1
2
A2
3
GND
4
VCC
8
WP
7
SCL
6
SDA
5
R4
75
C49
0.01U K
D4
BZV55-C5V1
A
K
R14 100
R16 100
R107
10
TP2
TP86
TP92
DN11
BAV99
A
J
K
C10
0.1U K
C3 47P J
TP12
DN7
BAV99
A
J
K
R17 100
R103
10 TP87
R7 100
D9
BZV55-C5V1
A
K
TP93
R101
10
R9
4.7K
DN3
BAV99
A
J
K
TP94
DN4
BAV70LT1
2
3
1
R8 100
C4 47P J
J101
2061106210
1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
17 18
19 20
R108
10
TP6
D6
BZV55-C5V1
A
K
C48
0.01U K
DN10
BAV99
A
J
K
R6 100
R104
10
DN6
BAV99
A
J
K
R10
2K
R11 100
R1
2K
TP95
TP88
DN2
BAV99
A
J
K
R20
4.7K
R2
75
D5
BZV55-C5V1
A
K
C5 47P J
R3
75
D2
BZV55-C5V1
A
K
D1
3.3V
1
2
TP89
TP3
C75
0.1U K
R105
10
TP96
DN9
BAV99
A
J
K
TP9
TP7
C101
0.01U K
DN5
BAV99
A
J
K
DN1
BAV99
A
J
K
J1
2024012015
1
7
2
8
3
9
4
10
5
11
12
13
14
15
6
1
6
1
7
R21
4.7K
C6 47P J
TP97
R5
47
TP90
TP10
C8
47P J
TP98
Q3
2N3904
1
3
2
R22 47
R106
10
Q1
2N3906
3 2
1
R15 1K
R18
10K
DN12
BAV99
A
J
K
C9
47P J
TP91 DN8
BAV99
A
J
K
TP1
R13 100
TP4
DN14
BAV99
A
J
K
R23 47
D3
BZV55-C5V1
A
K
TP11
C2 47P J
R102
10
D7
BZV55-C5V1
A
K
D8
BZV55-C5V1
A
K
R19
10K
DN15
BAV99
A
J
K
TP150
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
WRZ 3
CSZ 3
RDZ 3
3.3V_MCU
+2.5V
3.3V_MCU
3.3V_MCU
VDPLL
VPLL VAD
VDVI
3.3V_MCU
VDPLL
3.3V_MCU
VDVI
VDVI
VPLL
VAD
3.3V_MCU
+2.5V
3.3V_MCU
GA1P
GA1N
GA2P
GA2N
GA3P
GA3N
BRT_ADJ
AD0
AD1
AD2
AD3
BA1P
BA1N
BA2P
BA2N
BA3P
BA3N
TXO2-
TXO2+
TXEC+
TXEC-
RB1P
RB1N
RB2P
RB2N
RB3P
RB3N
GB1P
GB1N
GB2P
GB2N
GB3P
GB3N
12M BB1P
BB1N
BB2P
BB2N
BB3P
BB3N
ESP
OSP
GPO0
GPO1
GPO2
GPO3
GPO4
CLKAN
CLKBP
CLKBN
RX2P
RX2M
RX1P
RX1M
RX0P
RX0M
RXCP
RXCM
RA1P
RED+
RED-
GREEN+
RA1N
RA2P
RESET
INT
RA2N
RA3P
GREEN-
BLUE+
BLUE-
HSYNC
VSYNC
RA3N
CLKAP
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C3-304-006
INTERFACE BOARD
2 6
48.L8301.S72 S72
ANGEL HU
<Size>
Q7T3 99.L8372.001
0
<OEM/ODM>
BUSt ype=Hi gh: Di r ect DDR Bus
BUSt ype=Low : 3- wi r e Bus
Current setting=Direct DDR Bus
** R28 & C33 are reserved for ESD
Add C45 for Diagonal noise.
Also reverse L1 and C19.
L1, L3 and L4 change to 0 ohm
for power ripple reduction.
pin 68: NC (MST suggested), 10/14.
** R28 & C33 are reserved for ESD
C36
0.1U
C16
0.1U
+ C45
22U
16V
1
2
R203
0
C31
0.1U
+ C54
4.7U 25V
1
2
R202 100
C12
0.1U
R65
10K
L4
220 OHM
R25 390 F
+ C18
22U
16V
1
2
C32
0.1U
C20
0.1U
R26
4.7K
C17
0.1U
R201
1M
C13
0.1U
L3
220 OHM
R28
30K
C23
0.1U
L2
220 OHM
C11
0.1U
C14
0.1U
C34
4.7P C
U2
MST8116B
RIN0
63
GIN0
60
SOGIN0
61
BIN0
58
RIN0M
62
GIN0M
59
BIN0M
57
HSYNC0
37
VSYNC0
38
REXT
52
REFP
66
REFM
67
CSZ/ALE
69
SDA/WRZ
70
SCL/RDZ
71
HWRESETZ
32
INT
72
PWM0
73
PWM1
74
A
V
D
D
5
5
A
V
D
D
_
M
P
L
L
3
5
A
V
D
D
_
D
V
I
4
5
BYPASS
3
A
V
D
D
_
D
V
I
5
1
V
D
D
P
1
1
V
D
D
P
2
1
V
D
D
P
8
4
V
D
D
P
9
4
V
D
D
P
1
0
4
V
D
D
P
1
1
4
V
D
D
P
1
2
6
V
D
D
C
1
8
V
D
D
C
8
7
V
D
D
C
9
7
V
D
D
C
1
1
7
A
V
S
S
_
D
V
I
3
9
A
V
S
S
5
6
A
V
S
S
_
M
P
L
L
3
6
AVSS_LPLL
2
A
V
S
S
_
P
L
L
5
4
A
V
S
S
_
D
V
I
4
2
G
N
D
P
1
0
G
N
D
P
2
0
G
N
D
P
8
5
G
N
D
P
9
5
G
N
D
P
1
1
5
G
N
D
P
1
2
7
G
N
D
C
1
9
G
N
D
C
8
6
G
N
D
C
9
6
G
N
D
P
1
0
5
G
N
D
C
1
1
6
XIN
33
XOUT
34
LVA2P/RA1P
108
LVA2M/RA1N
109
LVA1P/RA2P
110
LVA1MRA2N
111
LVA0P/RA3P
112
LVA0M/RA3N
113
GA1P
98
GA1N
99
GA2P
100
GA2N
101
LVA3p/GA3P
102
LVA3M/GA3N
103
BA1P
88
BA1N
89
BA2P
90
BA2N
91
BA3P
92
BA3N
93
NC/RB1P
16
NC/RB1N
17
NC/RB2P
22
NC/RB2N
23
NC/RB3P
24
NC/RB3N
25
NC/GB1P
8
NC/GB1N
9
NC/GB2P
12
NC/GB2N
13
NC/GB3P
14
NC/GB3N
15
LVB1P/NC/BB1P
124
LVB1M/NC/BB1N
125
LVB0P/NC/BB2P
128
LVB0M/NC/BB2N
1
NC/BB3P
4
NC/BB3N
5
LVB3P/CLKAP
118
LVB3M/CLKAN
119
LVBCKMP/NC/CLKBP
120
LVBCKP/NC/CLKBN
121
NC/ESP
75
OSP
76
AD1
77
AD2
78
GPO0
83
GPO1
82
GPO2
81
GPO3
80
GPO4
79
DDC1_CLK/GPO8
29
DDC1_DAT/GPO7
28
A
V
D
D
_
P
L
L
5
3
A
V
D
D
6
5
A
V
S
S
6
4
A
V
S
S
_
D
V
I
4
8
LVACKP/NC
106
LVACKM/NC
107
LVB2P/NC
122
LVB2M/NC
123
A
V
S
S
6
8
R+
40
R-
41
G+
43
G-
44
B+
46
B-
47
CK+
49
CK-
50
AD0
30
AD3
31
BUS TYPE/NC
6
C28
0.1U
R27
OPEN
C33
0.1U
C24
0.1U
C35
4.7P C
C15
0.1U
C29
0.1U
+ C19
22U
16V
1
2
C27
0.1U
Y1
14.318MHZ
L1
220 OHM
C30
0.1U
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
3.3V_M
SCL
SDA
SCL
SDA
DSUB_SDA
WRZ
3.3V_M
3.3V_MCU
+2.5V
3.3V_MCU
3.3V_MCU
3.3V_MCU
3.3V_MCU
3.3V_M
3.3V_M
3.3V_M
3.3V_M
3.3V_MCU
3.3V_MCU
3.3V_MCU +5V
3.3V_MCU
3.3V_M
DSUB_SCL
PC5V_OFF
AD0
AD2
AD3
RDZ
CSZ
RESET
AD1
INT
INC
DEC
EXIT
ENTER
PW_SW
A-detect
PANEL_ON
12M
BLT_ON
I-KEY
LED_ORG
ENTER
DEC
EXIT
PW_SW
I-KEY
INC
BRT_ADJ BLT_ON
MUTE VOLUME
MUTE
LED_GRN
D-detect
VOLUME
LED_GRN
LED_ORG
Title
Date: Sheet o f
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C3-304-006
INTERFACE BOARD
3 6
48.L8301.S72 S72
ANGEL HU
<Size>
Q7T3 99.L8372.001
0
<OEM/ODM>
Delete:
Change PWR_OFF to VOL_ON_OFF on P6.2.
GMT
VOL_ON_OFF
MUTE
200ms 200ms
R301-na MCU
C301
-na Scal er
C78
0.1U K
C61
0.1U K
L12
U4
AT24C04N-10SI-2.7
A0
1
A1
2
A2
3
GND
4
VCC
8
WP
7
SCL
6
SDA
5
R45 1K
C42
100P
50V J
R3051K
C79
0.1U K
R309 0
R308
1M
L6
220 OHM
L13
R88 4.7K
TP26
C39
100P
50V J
TP154
C76
0.1U K
+
C74
47U 25V
1
2
L5
Z30
L10
Y2
12MHZ
C46
22P J
R303
1k
R0603
TP27
R
N
4
4
.
7
K
1234
8765
CON1
2060091109
1
2
3
4
5
6
7
8
9
J4
2072060207
1 2
3 4
5 6
7 8
9 10
11 12
13 14
SOCKET P/ N: 22. 10079. 044
U5
MTV312MV64
D
A
2
/P
5
.2
1
D
A
1
/P
5
.1
2
D
A
0
/P
5
.0
3
V
D
D
3
4
N
C
5
N
C
6
RST
7
VSS
10
X2
11
X1
12
ISDA/P3.4/T0
13
ISCL/P3.5/T1
14
STOUT/P4.2
15
P6.2/AD2/HLFHI
16
P1.0
17
P
1
.1
1
8
P
3
.2
/IN
T
0
1
9
P
1
.2
2
0
P
1
.3
2
1
P
1
.4
2
2
P
1
.5
2
3
P
1
.6
2
4
P
1
.7
2
5
P
6
.1
/A
D
1
2
6
P
6
.0
/A
D
0
2
7
H
S
D
A
/P
3
.1
/T
x
d
2
8
HSCL/P3.0/Rxd
29
P6.4/DA10
30
P6.5/DA11
31
P6.6/DA12
32
DA6/P5.6
34
DA7/HCLAMP
35
VBLANK/P4.0
36
HBLANK/P4.1
37
DA9/HALFV
38
DA8/HLFHO
39
D
A
5
/P
5
.5
4
0
D
A
4
/P
5
.4
4
1
D
A
3
/P
5
.3
4
2
H
S
Y
N
C
4
3
V
S
Y
N
C
4
4
P6.7/DA13
33
VDD
8
P6.3/AD3
9
R46
1K
R
N
1
4
.
7
K
1234
8765
R
N
6
4
.
7
K
1234
8765
R
N
3
4
.
7
K
1234
8765
C40
100P
50V J
C302
100P
50V J
TP28
L11
C80
0.1U K
C47
22P J
R302
1k
R0603
R77
220
TP156
R
N
5
4
.
7
K
1234
8765
TP151
TP29
L301
U6
G950T65U
G
N
D
2
VOUT
3
VIN
1
G
N
D
G
1
C303
100P
50V J
R76
220
TP30
TP153
Q6
2N3904
1
3
2
C301
0.1U K
C77
0.1U K
C60
0.1U K
R30
4.7K
R47 1K
TP157
TP155
TP31
+C57
22U 25V
1
2
L302
R43 100
R
N
7
4
.
7
K
1234
8765
C53
0.1U K
R
N
2
4
.
7
K
1234
8765
R31
4.7K
C44
0.22U K
R301
0
R44 1K
TP152
Q7
2N3904
1
3
2
TP32
C43
0.1U K
R3041K
C52
0.1U K
TP33
+
C73
47U 25V
1
2
C41
100P
50V J
C71
0.1U K
R307
10K
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
TXEC+
TXE0+
TXO1-
TXE2-
TXOC+
TXE3+
5V_PANEL
TXE0-
TXO0+
5V_PANEL
TXE3-
TXO2-
TXE1+
TXEC-
TXOC-
TXE2+
TXO0-
TXE1-
TXO2+
TXO1+
+5V
+5V
LCD_PW
PANEL_ON
CLKBN
BB2P
CLKAP
RA1N
RA1P
TXO2-
GA3N
BB1P
TXEC-
TXEC+
TXO2+
CLKAN
BB1N
RA2N
RA3P
CLKBP
GA3P
RA3N
RA2P
BB2N
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C3-304-006
INTERFACE BOARD
4 6
48.L8301.S72 S72
ANGEL HU
<Size>
Q7T3 99.L8372.001
0
<OEM/ODM>
G(1)
S(2)
D(3)
TP60
TP54
C401
0.1U K
TP64
TP45
C69
0.1U K
TP61
TP46
TP62
TP55
+C68
22U 25V
1
2
TP56
R57
100K
TP49
TP50
TP43
Q4
AO3401
D
G
S
R61 20K
TP44
TP57
J5
20K2085030
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
G1
G1
G2
G2
21
21
22
22
23
23
24
24
25
25
26
26
27
27
28
28
29
29
30
30
TP58
Q5
2N3904
1
3
2
TP52
TP51
TP59
TP47
TP63
TP48
TP53
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C3-304-006
INTERFACE BOARD
5 6
48.L8301.S72 S72
ANGEL HU
<Size>
Q7T3 99.L8372.001
0
<OEM/ODM>
Opt i cal Poi nt s
Screw Holes
H1
HOLE-V8
1
2
3
4
5
6
7
8
9
OP
OP5
OP
OP8
OP
OP11
OP
OP4
OP
OP7
OP
OP6
H3
HOLE-V8
1
2
3
4
5
6
7
8
9
OP
OP10
OP
OP1
H2
HOLE-V8
1
2
3
4
5
6
7
8
9
OP
OP14
H4
HOLE-V8
1
2
3
4
5
6
7
8
9
OP
OP2
OP
OP3
OP
OP13
OP
OP12
OP
OP9
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
OSP
BB3N
GB2N
GB1P
GB2P
BB1P
GB1N
BB1N
BB2N
B0N
B2N
B0P
BB3P
B1N
GB3N
B2P
GB3P
BB2P
B1P
BG1P
BR0N
RB2P
BR2P
BG2P
RB3P
BR2N
RB1N
BR1N
BG2N
BG0P
RB1P
BG0N
BR0P
BG1N
RB2N
RB3N
BR1P
FG2P
FR2N
FB0P
FR1N
FR0N
FB2P
FB2N
FG2N
FR1P
FR2P
FB0N
FB1N
FB1P
GA3N
FR0P
FG1P
FG1N
BA1P
BA2P
GA3P
GA1N
BA3N
FG0N FG0P
RA1P
GA2P
RA2N
BA2N
GA2N
RA2P
GA1P
BA1N
BA3P
RA3P
RA1N
RA3N
POL
OE
ESP
LP
CLKV
STV
LCD_PW
OSP
ESP
BB3N
RB1N
BB3P
RB1P
BB2N
GB3N
BB2P
RB3P
GB3P
BB1N
GB1N
RB3N
GB2N
GB1P
BB1P
GB2P
RB2N
RB2P
RA2N
RA3P
RA2P
BA3N
GA3N
RA1N
BA3P
GA3P
RA1P
GA2N
BA2N
BA2P
RA3N
GA2P
GA1P
GA1N
BA1N
BA1P
GPO1
GPO0
GPO3
GPO2
GPO4
CLKAN
CLKAP
CLKBN
CLKBP
Title
Date: Sheet of
Project Code
Model Name
PCB P/N PCB Rev.
Benq Corporation
OEM/ODM Model Name
99.L8372.000-C3-304-006
INTERFACE BOARD
6 6
48.L8301.S72 S72
ANGEL HU
<Size>
Q7T3 99.L8372.001
0
<OEM/ODM>
TP114
TP110
TP145
TP135
TP127
TP120
TP121
TP101
TP137
TP141
TP102
TP116
TP138
TP132
TP129
TP107
TP112
J7
20K2167050
G1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
1
G2
TP136
RN8
22
1
2
3
4
8
7
6
5
TP105
TP146
TP123
TP149
TP111
TP126
TP139
TP144
TP133
TP143
TP106
TP124
TP125
TP128
TP119
TP131
TP140
TP104
RN9
22
1
2
3
4
8
7
6
5
TP148
TP113
TP118
TP117
TP100
TP109
TP115
TP147
TP122
J6
20K2167030
30
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
G2
G1
1
TP142
C602
0.1U K
TP99
TP130
TP103
TP108
Q7T3(CPT panel) LCD Monitor Service Guide
Trouble Shooting

1

Q7T3-CPT TROUBLE SHOOTING GUIDE
1.No Display or display is unstable


No

Yes

Yes

Yes

Is LED status normal? No Check Flash Rom or replace it
Yes

Does crystal work correctly? No Check crystal CKT or replace it
Yes

Yes

Replace panel

Trouble Shooting

2

2. BUTTON function:

OSD is not working

Yes


Yes


No
Replace Control BD
Is OSD working??

No
Check Interface BD

3. OSD function:

OSD doesnt work


Check interface BD

Trouble Shooting

3

4. Power Board
LED shined?
3.3V existed? IS I/F board connected?
IC751 PIN 9 IS 15V? Replace Q761
PWM existed?
(BLT_ADJ)
Plug CN701 again or
checking I/F BD
(BLT_ON)
Insert them again
Check CN752, CN753
Plug CN601 again or
checking PW BD
Replace IC751,Q751
Replace new fuse
Replace new fuse
Check IC701 OK?
Checking F601
Broke?
Check IC601 Vcc
existed?
Replace IC602,
IC702,D702 or check
I/F BD
Replace IC701
Replace new fuse
Replace
IC601,ZD601,C606,
C611
Y
N
N
N
N
Y
Y
Y
Y
N
Y
Y
N
N
Y
Y
Y
N
N
N

Benq Q7T3

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Benq Q7T3

Uploaded by

Copyright:

Available Formats

Q7T3-FP737S Dual function LCD Monitor Service Guide

C communication for DDC2B.

C communication for DDC2B.

You might also like