library ieee;

use ieee.std_logic_1164.all;
entity variables is
Port( a: in std_logic;
b: in std_logic;
c: out std_logic);
end;
architecture ejemplo of variables is
begin
c <= a and b;
end;