You are on page 1of 4

DOC/LP/01/28.02.

02

LP- AP7111

LAB PLAN
AP7111 ELECTRONICS SYSTEM DESIGN LABORATORY I

LP Rev. No: 00
Date: 05/09/13

Branch: M.E-Applied Electronics

Sem: I

Page 01 of 03

List of Experiments
AP7111 ELECTRONICS SYSTEM DESIGN LABORATORY I

LTPC 0 0 3 2

1. System design using PIC, MSP430, 51 Microcontroller and 16- bit Microprocessor 8086.
2. Study of different interfaces ( using embedded microcontroller).
3. Implementation of Adaptive Filters and multistage multirate system in DSP Processor.
4. Simulation of QMF using Simulation Packages.
5. Analysis of Asynchronous and clocked synchronous sequential circuits.
6. Built in self test and fault diagnosis.
7. Sensor design using simulation tools.
8. Design and analysis of real time signal processing system Data acquisition and signal
Processing.

DOC/LP/01/28.02.02

LP- AP7111

LAB PLAN
AP7111 ELECTRONICS SYSTEM DESIGN LABORATORY I

LP Rev. No: 00
Date: 05/09/13

Branch: M.E-Applied Electronics

Sem: I

Batch 7

Batch 8

Batch 6

Batch 5

Batch 4

Batch 3

Batch 2

Ses.
No

Batch 1

Objective:
To Study Various Electronics System design.

Introduction

Page 02 of 03

10

10

10

10

10

11

10

10

10

10

12

Model practical exam.

DOC/LP/01/28.02.02

LP- AP7111

LAB PLAN
AP7111 ELECTRONICS SYSTEM DESIGN LABORATORY I

LP Rev. No: 00
Date: 05/09/13

Branch: M.E-Applied Electronics

Sem: I

Page 03 of 03

List of Experiments

1.

Analysis of synchronous sequential circuits

Cross
reference as
per syllabus
5

2.

Analysis of Asynchronous sequential circuits

3.

System design using PIC, MSP430, 51 Microcontroller .

4.

System design using 16- bit Microprocessor -8086. DAC and ADC

5.

Study of different interfaces (using embedded microcontroller) Elevator


Controller and Blinking of LED

6.

Simulation of QMF using Simulation Packages.

S. No

Title

7.

Implementation of Adaptive Filters and multistage multirate system in DSP

8.

Processor Decimation and Interpolation.


Built in self test and fault diagnosis.

9.

Sensor design using simulation tools.

10.

Design and analysis of real time signal processing system Data acquisition

and signal Processing Echo generation and Echo Cancellation

Prepared by

Approved by

Name

R.Kousalya / M.Anushya

Dr.S.Ganesh Vaidyanathan

Designation

Assistant Professor

HoD-EC

Date

05/09/2013

05/09/2013

Signature

You might also like