Professional Documents
Culture Documents
2015-16
VLSI Design techniques Lab.
Lab-Assignments Sheet 1 (Total assignment sheets are two)
1. (a) Design data-path & control for an arithmetic/logic application.
a. Verify using VHDL/Verilog.
b. Synthesize using Xilinx FPGA tool
2. (a) Devise a method to input a graph into a C-programme.
a. Implement any one algorithm for high level synthesis- (i) Scheduling, (ii)
Allocation OR (iii) binding.
3. Find optimal representation of a given 6-input logic function using different
optimization techniques. [Logic synthesis]
a. Manual method: K-map OR Quine-McClusky
b. Computer based method: Esspresso tool
4. With an FSM as input, find an optimal sequential circuit using different
techniques.
a. Manual method: State minimization
b. Computer based method: SIS tool
c. Timing optimization method
A-1. Basic logic gates/functions- Half adder, full adder, 2-to1MUX, FF, Register, counter,
Decoder, Encoder etc.
A-2. Application/problems for assignment 1.
1. 4- point FFT
2. 4-point IFFT
3. Cordic for Sin /Cos
4. Cordic for Sin-1 x /Cos-1 x
5. Non-Linear function e-2.5/Sin1.45/Cos3.1/Sinh2.5/cosh3.2/lognatural (Angles are in radians).
6. Find Average of Floating Point Numbers in an Array of Size
16/32/64/128 (Using a 4-Ssage FP-adder).