You are on page 1of 5

VLSI – Technology of

Scaling
Integration
Scaling
ASIC/FPGA..?

DESIGN ENTRY LESS TIME, LESS HAZARDS

CONVERT INTO GATES


DESIGN ENTRY
PLACE ON THE WAFER
PROGRAM
ROUTING – WIRING

PACKAGING

LARGE CYCLE TIME, LOTS OF TOOLS


The TRADE-OFF
ASIC FPGA

Flexibility High Low

Integration High Low

Performance High Low

Turnaround High Low


time
No. of tools High Low

Cost per part Low High

You might also like