Professional Documents
Culture Documents
Design Overview
LPC-LINK
LPC1114 Target
Page 3
LPC3154 Digital I/O
External powering (+5V) External powering (+3.3V)
3.3V
Page 4
JTAG Interface
USB powering LPC1114 USB mini-B LPC3154 implementing JTAG interface JTAG interface Superset of mbed connector LED on PIO0_7 External JTAG connector Expansion connector
Page 5
LPC1343 with Expansion connector
Schematic page 4
Schematic page 5
Rev A
Official release
UL = UnLoaded = normally not mounted component. Default jumper settings are indicated in the schematic. However, always check jumper positions on actual boards since there is no guarantee that all jumpers are in default place.
0R
0R
D1 PMBD7000 PSU_VBAT C1 D2 PMEG3005EJ USB_VBUS GND D3 PMEG3005EJ EXT_POW C4 22u PSU_PLAY PSU_STOP 100K R6 100K GND C5 22u GND C6 22u Starpoint at ball D16 on U1 GND GND GND L1 UL L2 UL PSU_VBUS Starpoint at ball D16 on U1 10u C2 100n PSU_PLAY PSU_STOP Starpoint at ball D16 on U1
0R
R1
R2
R3
E16 H17 F17 C17 D15 D17 H15 G17 J16 G16 H16 D16
GND OTP R53 0R VDIG_1V2 VIO_3V3 C7 22n GND C8 22n GND C9 100n GND C10 100n GND C11 10u GND
VPP VDDE_0 VDDE_1 VDDE_2 VDDE_3 VDDE_4 VDDE_5 VDDE_6 VDDE_7 VSSE_0 VSSE_1 VSSE_2 VSSE_3 VSSE_4 VSSE_5 VSSE_6 VSSE_7
R5
GND
J1 U13 A6 M14 H1 U14 A7 M15 VDDI_0 VDDI_1 VDDI_2 VDDI_3 VSSI_0 VSSI_1 VSSI_2 VSSI_3
GND GND
U1-5 LPC3154
NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18 NC19 C3 G3 M3 B4 B9 A11 A12 B14 A17
GND
HP_OUTR HP_FCR HP_OUTL HP_FCL C15 B15 B17 C16
VIO_3V3
C16 UL GND
VIO_3V3
K4 L2 L3 L4 M2 B5 C5 D5 D4 EBI_NWE NAND_NCS0 NAND_NCS1 NAND_NCS2 NAND_NCS3 MNAND_RYBN0 MNAND_RYBN1 MNAND_RYBN2 MNAND_RYBN3
C18
C19
T9 R9 P9
C22 15K R9 39n R7 UL R8 GND C24 3n3 GND GND GND GND GPIO0_BOOT0 GPIO1_BOOT1 GPIO2_BOOT2 R12 15K R13 UL R14 15K UL
VIO_3V3
LPC3154-JTAG
VIO_3V3Y GNDY R10 4K7 R11 4K7 D4 BAT54C
3 2 1
GND
U2 STM1816R
VCC RESET# GND
10u GND
U1-2 LPC3154
USB_VDDA33 USB_VDDA33_DRV USB_VDDA12_PLL USB_VBUS USB_DM USB_DP USB_ID USB_RREF TRST_N TDI TMS TCK TDO JTAGSEL_ARM FFAST_IN FFAST_OUT U11 T10 U9 U12 F14 U10 A10 B10
45 ohm impedance routing, 90 ohm differential No tracks within 10 times trace width No via's and no sharp angles USB_VBUS
1 2 3 4 5
LINE1 LINE2 VCC
L3
R16
BLM15HG601SN1D 100R R17 0R R18 R19 1M R20 C28 1M 3u3 C29 100n GND GND
0R 0R 0R 0R 0R 0R 0R
J2
2 4 6 8 10 12 14 16 18 20
N-RESET-IN Y1 12MHz VDIG_1V2 C30 100n VIO_3V3 R52 4K7 C31 18p GND GND VIO_3V3 C32 18p
R21
12K
USB_VSSA_REF USB_VSSA_TERM USB_GNDA I2C_SDA0 I2C_SCL0 SPI_CS_OUT0 SPI_SCK SPI_MISO SPI_CS_IN SPI_MOSI UART_RXD UART_TXD MUART_CTS_N MUART_RTS_N
VDDA12 VSSA12 RSTIN_N GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 MGPIO5 MGPIO6 MGPIO7 MGPIO8 MGPIO9 MGPIO10
SPI-FLASH
N-RESET-IN U3 AT45DB321D-SU SPI_MOSI SPI_MISO SPI_SCK SPI_CS_OUT0 Not mounted
1 8 2 4 SI SO SCK CS# VCC RESET# WP# GND 6 3 5 7
GND
GPIO0_BOOT0 GPIO1_BOOT1 GPIO2_BOOT2 GPIO3_JTAG_SWD GPIO5_SWD_TX GPIO6_CLOCK GPIO7_TMS GPIO8_RESET_IN GPIO9_RESET_OUT GPIO10_RESET_CNTRL
GND
R48
15K R49
15K R50
15K R51
LED
VIO_3V3 R22 LED1 2K RED
VIO_3V3 GND
GPIO2_BOOT2
Q2 BSH111 GND
15K
JTAG Interface
U4A 74LVC125APW
3
GPIO5_SWD_TX SPI_MOSI
U6D 74LVC125APW
12 1 3 5 7 9 11 13 15
GPIO3_JTAG_SWD SPI_MISO
11
13
J4
2 4 6 8 10 12 14 16
GPIO3_JTAG_SWD GPIO7_TMS
U5A 74LVC126APW
3
R23 100R
U4B 74LVC125APW
6
GPIO6_CLOCK SPI_SCK
R24 100R
U5B 74LVC126APW
5
GPIO3_JTAG_SWD SPI_MISO
D6 BAT60A or PMEG1020EA
1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2
U6C 74LVC125APW
9
10
EXT_POW
10
GPIO3_JTAG_SWD SPI_MOSI
U5C 74LVC126APW
8
U6A 74LVC125APW
2
14
14
VCC
VCC
14
RESET input
GPIO8_RESET_IN
GND
UL
VCC
GND
GND
GND
U4D 74LVC125APW
11
GPIO10_RESET_CNTRL GPIO9_RESET_OUT
12
13
GND
J5 can connect to external JTAG interface if LPCXpresso target side (LPC1114) is disconnected.
13
U5D 74LVC126APW
11 9
10
U4C 74LVC125APW
8
12
GND
GND
LPCXpresso
GND VIN (4.5-5.5V) not used PIO0_0 PIO0_9 PIO0_8 PIO2_11 PIO0_2 PIO1_7 PIO1_6 PIO0_7 PIO2_0 PIO2_1 PIO2_2 PIO0_11 PIO1_0 PIO1_1 PIO1_2 PIO1_3 PIO1_4 PIO1_5 AD0 AD1 AD2 AD3 AD4/SWDIO AD5 RESET MOSI/SWO MISO SCK SSEL TXD RXD PIO0_0 PIO0_9 PIO0_8 PIO2_11 PIO0_2 PIO1_7 PIO1_6 PIO0_7 PIO2_0 PIO2_1 PIO2_2 PIO0_11 PIO1_0 PIO1_1 PIO1_2 PIO1_3 PIO1_4 PIO1_5 PIO1_8 PIO0_6 SWCLK PIO0_10 PIO3_0 PIO3_1 PIO3_2 GNDX EXT_POWX
Dual row holes (2x27), 100 mil spacing J6-1 J6-2 J6-3 J6-4 J6-5 J6-6 J6-7 J6-8 J6-9 J6-10 J6-11 J6-12 J6-13 J6-14 J6-15 J6-16 J6-17 J6-18 J6-19 J6-20 J6-21 J6-22 J6-23 J6-24 J6-25 J6-26 J6-27 PIO2_4 PIO2_5 PIO0_1 PIO0_3 PIO0_5 PIO0_4 PIO1_9 PIO1_10 PIO1_11 PIO2_3 PIO3_4 PIO3_5 PIO2_6 PIO2_7 PIO2_8 PIO2_9 PIO2_10 PIO3_3 GNDX VIO_3V3X J6-28 J6-29 J6-30 J6-31 J6-32 J6-33 J6-34 J6-35 J6-36 J6-37 J6-38 J6-39 J6-40 J6-41 J6-42 J6-43 J6-44 J6-45 J6-46 J6-47 J6-48 J6-49 J6-50 J6-51 J6-52 J6-53 J6-54
LPCXpresso mbed
VOUT (+3.3V out) if self powered, else +3.3V input not used not used not used not used not used not used not used USB_DM Note wrong text in silkscreen USB_DP Note wrong text in silkscreen PIO0_1 PIO0_3 PIO0_5 PIO0_4 PIO1_9 PIO1_10 PIO1_11 PIO2_3 PIO2_4 PIO2_5 PIO2_6 PIO2_7 PIO2_8 PIO2_9 PIO2_10 PIO3_3 GND Note wrong text in silkscreen Note wrong text in silkscreen I2C-SDA I2C-SCL VOUT (3.3V out) VU (5.0V USB out) IF+ IFRD- (Ethernet) RD+ (Ethernet) TD- (Ethernet) TD+ (Ethernet) D- (USB) D+ (USB) CAN-RD CAN-TD UART3-TX / I2C2-SDA UART3-RX / I2C2-SCL PWMOUT0 PWMOUT1 PWMOUT2 PWMOUT3 PWMOUT4 PWMOUT5
GND PIO0_0 PIO0_1 PIO0_2 PIO0_3 PIO0_4 PIO0_5 PIO0_6 PIO0_7 PIO0_8 PIO0_9 PIO0_10 PIO0_11 PIO1_0 PIO1_1 PIO1_2 PIO1_3 PIO1_4 PIO1_5 PIO1_6 PIO1_7 PIO1_8 PIO1_9 PIO1_10 PIO1_11 PIO2_0 PIO2_1 PIO2_2 PIO2_3 VIN (4.5-14V) VB (battery supply)
6 7
LED
R34 2K
nR (reset) SPI1-MOSI SPI1-MISO SPI1-SCK GPIO UART1-TX / I2C1-SDA UART1-RX / I2C1-SCL SPI2-MOSI
XTALIN XTALOUT
GNDX
LED2 RED
VIO_3V3X C39 100n GNDX C41 100n GNDX C40 10n GNDX
R37 33R
PIO2_4 PIO2_5
44
VDDCORE
PIO2_6 R38 33R PIO2_7 PIO2_8 PIO2_9 PIO2_10 PIO2_11 PIO3_0 PIO3_1 PIO3_2 PIO3_3 PIO3_4 PIO3_5
GNDX
PIO3_1 PIO3_2
Note: Design and layout compatible with LPC1343 version. Therefore PIO2_4/5 and PIO3_4/5 swap. LPC1114 does not have USB, but LPC1343 has. Therefore R37/38. LPC1114 does not have SWO, but PIO0_9 is connected (since LPC1343 has SWO there).