You are on page 1of 5

AH BH CH DH SP BP SI DI

AL BL CL DL

ES CS SS DS IP

Block Diagram of 8086 BY SURESH MEENA 16 bit ALU


FLAGS CLK VCC GND MN/MX Decoding circuitry, timing and control unit

Address line Bus Data interface lines unit BHE/S7, RD,WR, INTA,AL E,DT/R, 6 byte instruction DEN Queue

8086 MICROPROCESSOR
8086 is a 16 bit, N-channel, HMOS (high Nspeed MOS) microprocessor. It s CMOS (complementary MOS) version, 80C86 also available. The 8086 uses 20 bit address bus and 16 bit data bus.

8086 ADDRESSING MODE


REGISTER
BX

MOV AX,BX
AX

IMMEDIATE
DATA 3AH

MOV CH,3AH
CH

DIRECT
AX

MOV [1234H], AX
DS*10H+DISP 10000H+1234H 11234H

REGISTER INDIRECT MOV [BX],CL


CL

BASE PLUS INDEX


BP

DS*10H+BX 10000H+0300H

10300H

MOV [BX+SI],BP
10500H

REGISTER RELATIVE MOV CL,[BX+4]


10304H DS*10H+BX+4 10000H+0300H+4 CL

DS*10H+BX+SI 10000H+0300H+0200H

BASE RELATIVE PLUS INDEX MOV ARREY [BX+SI],DX

DS*10H+ARRAY+BX+SI DX 11500H 10000H+1000H+0300H+020 0H SCALED INDEX MOV [EBX+2*ESI],AX DS*10H+EBX+2*ESI 10000H+00000300H+000004 AX AX 10700H 00H

ADDRESS UNIT(AU)

Physical address Segment adder


bases

Address,latches ,drivers Processor Pre Extension fetcher interface Bus control Data transceivers 6 byte prefetch queue BUS UNIT (BU)

A23A23-A0 BHE PEACK PEREQ READY HOLD S1,S0 COD INTA LOCK HLDA D15D15-DO

Segment Segment Limit sizes checker

BLOCK DIAGRAM OF 80286


EXCUTION UNIT(EU) ALU Regis Cont -ters -rol
busy nm1 intr error

3 decoded Instruction queue

Instruction decoder

INSTRUCTION UNIT(IU)

You might also like