lr4rlt\rI r)I IIiQ-I-I(lN p A frtrI]

'Yrry
FOUI{ YEAR B.I]E,CII DEGREE END EXAMINATION
FIFTH SEMESTER EXAMINATION
ELIICT'RONICS AND COMMUNICATION ENGINEERING
LINEAR INTI'GRATED CIRCUIT APPLICATIONS (LICA)
(scIrEME:2013)
'fir.ne: 3

llours

Max marks: 70M

Note: Question no. 1 is compulsory and answer any FOUR questions from the remaining.

l.

(1X10,=10)

Answer the following

a) Write the ideal characteristics of opamp.

b) ilou,a diode can be rnade ideai using oparnp?
c) Draw the pin diagram of iC 565.
d) \Vhat are the advantages of switching regulators over series legulators?
e) What is resolution of a converter?
1) Compare the propagation delay in different logic faniilies.
g) What is slew rate?
h) What is the use of RESET pin in IC 555 timer.
i; Draw transler characteristics of ideal and practical comparalor.
j) \\&at is the significance of delay power product w.r.t.logic gates?
2. a) L,xplain various nor-r ideal characteristics

of

op amp briefly.

(1

0)

(5)

b) Dra'"v the pin diagrarn of TL082 and explain its features.

3. a) What are the characteristics of instrumentation amplifier. Derive expression for output

voltage of it. Explain one of its

applications.

(10)

b) Design a second order Buttenvorth low pass filteruvith a higher cut off fi'equenc,v of

condition.

(5)

lC 555 timer in monostable mode.

(7)

3 KHz. considering DC offset

4. a) Iixplain operation of

(8)

b) Discuss applications of PLL.

5. a) Explain the operation of 723 Voltage regulator in low voltage and high voltage

l0)

regulatior-r mode.

(s)

b) Explain hor.v output current of a fixed voltage regulator can be boosted.

6. a) With neat diagrams, explain the operation of successive approximatiot't rype

ADC.

(10)

b) Calculate the values of LSB. MSB and flrll scale output for au S-bit DAC fbr the 0 to
10V range. What

7. a) Drau, the

will

be the output of above DAC fbr an input

of 10101011 ?

(,s)

circuit diagranr of IICL gate with three inputs and explain its operaliorr rvith

thc help o1'tmlh table.

b) lixplain interfacing of TTL and CMOS logic families.

(8)
(7)