6

lVI
3 11 '

3.'1' 10

4'1'

13

f2,41

7Zn40iJ.l

Fig.2 Logic symbol.

Fig.1 Pin configuration.

Connect digital I/O lines from the myDAQ to the inputs to two NOR gates.
Verify that you connected the NOR gate correctly by testing it to make sure that it
implements the truth table for a NOR gate
ment Part A) from the Prelab
Draw the circuit below showing the final design. Including the pins (see the
background section on pin diagrams).

D) 1m

A-

~>~-t-

5\

~l

3l~
'"

, Give the truth table, for the Boolean Algebra expression.

A- 13> C.
r---

()

\
G

GOI
GIG

(')

r)

() (

f
i
0
Reverse role of the partners where one person connects the circuit and the other
runs the software. Connect the mixed logic circuit designed in the prelab, Part A)
and verify its correct operation. Have the TA sign off on your implementation.
t

f\ Initials
Dr.

BOl

VS

Ferri, School of ECE, Georgia Tech, 2012

E)

Im

lent Part B) from the Prelab

Draw the pin diagram showing the final design.

LJ'?'
L.

~>.c.'Y.i:.>~/ ---

P"':

i! /_,

L-'"'_
r _.,..:;-~.

.'......f}--(>I
1
I .,........
\ \'" L
~
.' ,."-

/"

JV

Give the truthtable for the Boolean Algebra expression.

~, ;;...
'oj

c>

r
r_~,;

\ F

'--'"

r,

c
C'j
C'"

Reverse role of the partners where one person connects the circuit and the other
runs the software. Connect the mixed logic circuit designed in the prelab, Part B)
and verify its correct operation. Have the TA sign off on your implementation .
.Initials

Dr. Born

------

Ferri, School ofECE, Georgia Tech, 2012

;J.

Appendix A: Prelab Assignment

Use Mixed
only the ga

gic to design a circuit to implement the expression given by the instructor using
allowed. The default expression (if none is given by the instructor) is

Part A): U
NOT gates

nixed logic
design an implementation for' F = AB + C using o\t1yNAND and
omplete your work here. Give the truth table for this expression.

to

---:;:::
;4-

12.
F '

'"

=- ~r /r: of
.

r>\C

1;))

I~

---------,.

~.;;:..

'-'

(~~

~ r:
.....

:~J

ft
t.

,
j

,-<.'

(;

->

I
I

.r

;
,.

r;

'.

Part B): r
NOT gate:

Q;

./

mixed logic to design an implementation for F = A +B + CD using only NOR and

~omplete your work here. Give the truth table for this expression.

c vf ,

I \

G o o o

Cuo)

I
!i

GO i

o f-'

\
f

I c>

\0
Dr.Bo

f 0

/o/t

e Ferri, School ofECE, Georgia Tech, 2012

, { r
! ' U ~
I

G
1