You are on page 1of 10
EE 215D_ B. Razavi Spring 07] HO #13 Homework #4 Due Mon. May 14, 2007 1. In this problem, we study the effect of nonidealities on the performance of a two-step 10-bit ADC (with 5 bits resolved in each stage). For each of the following errors, explain how the input/output characteristic of the ADC is affected and demonstrate using proper plots (e.g. residue plots, inpuvoutput plots, etc) (@) Comparator A; in the first stage has an offset voltage of +1.3 LSB. (b) The reference ladder of the first stage has an INL of +0.7 LSB at its midpoint, (©) The DAC has an offset voltage of +0.8 LSB (@) The DAC has a gain error of +0.04%. (©) The DAC has a DNL of +1.3 LSB. (f) The DAC has an INL of +1.4 LSB. (g) The subtractor has an offset of +1.7 LSB. (h) The subtractor has a gain error +0.9%. (i) The subtractor has an INL of +1.5 LSB. ( Suppose the subtractor has a nominal voltage gain of 8. What should the full-scale voltage of the second stage be (in LSB)? How much error can we tolerate in the gain of the subtractor or the full-scale voltage of the second stage if DNL is to remain below 0.2 LSB? How much comparator offset is allowed in the second stage? 2. Design an 8-bit folding and interpolating ADC. Consider two cases: (@) The analog input can be loaded by at most 16 differential pairs, (b) The analog input can be loaded by at most 32 differential pairs. (Assume the input stage of each comparator requires a differential pair) Provide a diagram similar to that of the 6-bit example in the lecture notes for each case, but also show the interpolation network in detail. Summarize the hardware requirements in two tables, showing the total number of differential pairs, comparators, and resistors for each case, (You need not count the load resistors used in the differential pairs.) Kal 4h EeaybD e 4 A two Step 10 we ADC. CoiaS/ Blas) ———— a) reise [me J me + Residue | put -P +13 Use Fd missing code. Yo fe isn a ! que Vin eee Cd) DAC hae 0.03% ere Lv ioe = 9 .0916% Cr458) 2 Ss 0. 08h eM, % 210 3156 lees! Lass nek eveetty wus? oot eer ene \ (some a Greta 8 bP 4h 5 ise, rx 9 f.6u8 \ FL mesng onde Ga 4 rere aieing onde BP jet bas awe of FA tse, we wen bee Che mere mening Eade sng code | | o£ missing — \ Ord move possible missing Code, e | Dar of L2ue vm (9) Subtwcter har on offber & i aes (- ta oP Sate 7 eee Missa, Codi 4 missing cod GF each 2F set Aas ae | i Se ee VGA Te e Ch) Supttacter has oO goin emer 40.0% aN Zo ROE cer) gente Via a La tere 1 | GD Sutzrcter hos on INL ols aise @ dive : 5 ( Narswer, wider ) | = 5 i i | e | A CY Subtracter © when PUL < * 2058, oe | Yt Laue somes s2etee | Ke. aise = 4-€ = 0,62 bse | Wadnede 5 UPfig He | | Bars 2ng (@ Gem ener = edies reg 2% | i . pers tall sete tai ae | | | | | | | | aaj 7S | | Praceere oN | Abeitoorsens oats | | | | | | Bek is oe) disc + a I eens : ce DZ Bebe Lldtag ond Ieterpetorieg Ape Co] Ak mesk 8 differential pare 4 dbx aBbISB, = te (oy Tierpuentoe =F Mote bu. Bertone : & oifRrowial) Pairs : st extents] ’ 260 Resistors + eb ~~ a * Assumed ! 4 6 ae she Company fo SS Eb alco hae a ebferernied Petr v | ap comparrie | : | — ee ies 12 Revere Pare \ on Paras Lo Recon aE C= % Sern ory [| or q e@ u

You might also like