Professional Documents
Culture Documents
Layout-Dependent Proximity Effects in Deep Nanoscale CMOS: John Faricelli - April 16, 2009
Layout-Dependent Proximity Effects in Deep Nanoscale CMOS: John Faricelli - April 16, 2009
Modeling philosophy
CAD tools
Proximity effects can de-rate FET current by 10% (or more), or shift
threshold by several 10s of mV.
De-rating factors can only be calculated after layout extraction,
i.e., ignored in schematic-extracted netlists.
Need to pay attention during layout to minimize proximity effects and
discrepancy between layout- & schematic-extracted sims.
Otherwise
more layout rework &
SCHEDULE IMPACT !!!
Unintentional stressors
Shallow trench isolation (LOD effect)
Intentional stressors
Dual-stress liners
Embedded SiGe
High-energy
well implant
V T,gm (V)
90nm
Core nFET
active
area Average distance between MOS channel
island & well mask edge
April 16, 2009
7
Source: TSMC (CICC 2005).
A brief review of stress and strain
atomic spacing > equilibrium spacing atomic spacing < equilibrium spacing
Source: N. Mohta and S. Thompson, IEEE Circuits and Devices, Sep/Oct 2005.
Un-intentional
Shallow trench isolation (nFET & pFET)
compressive
Intentional
Stress memorization (nFET)
Dual-stress liners (nFET & pFET)
tensile & compressive
Embedded SiGe (pFET only)
compressive
2 tensile 10-6
Ioff (A/m)
Deposit tensile nitride control
N 10-7
disposable
10-8 tensile nitride
stressor
3 Anneal to make nitride more
10-9
tensile and transfer nitride 600 800 1000 1200
N
tension to crystallizing Ion (A/m)
amorphous diffusion
tensile compressive
N P
tensile compressive
Interface
pFET nFET
1.05
Ieff Ratio
0.95
CPEN TPEN
Data Model
0.9
pFET nFET
0.85
0 0.25 0.5 0.75 1 1.25
TPEN
April 16, 2009
19
Embedded SiGe
S/D laterally compresses channel since
SiGe has higher lattice constant than Si
pFET
(SiGe constrained to Si lattice will be in
compression) pFET
1 P
Etch source/drain recess
Source: Ouyang (VLSI Symp 2005).
2
P
SiGe SiGe Grow SiGe epitaxially in
recessed regions
Improved
3 slope due
compressive to eSiGe
Build source/drain regions
P
SiGe SiGe & deposit CPEN
Source: Bai (IEDM 2004).
Two scenarios:
PhD thesis approach model everything possible
Good enough approach model the most important
effects and try to get those right
To get 10%
Normalized current
degradation,
have to reduce MU0
by 0.45 !!
MU0 multiplier
MU0 multiplier
RC extraction/HSPICE/timing flow
N
Calibre LVS
extracts layout-
dependent model distances
for each FET finger W S E
RC extract tool
(QRC, StarRCXT, )
N
Calibre LVS
extracts layout-
dependent model distances
for each FET finger W S E
Generic guidelines
Use similar active area (OD) shape, size, and
orientation
Process-specific guidelines
Maintain similar distance from device gate to dual-
stress liner interface
Enforce minimum distance so that device does not
stray too far from nominal device
Layout-critical device
Nominal
April 16, 2009 PC to n-well
40
space
Layout-dependent models
and standard cell
characterization
Enforce
Cell keep out
boundary zone
Typical n-well
boundary
inside cell
CAD vendors provide tools that extract the cell with all
possible neighbor cells to quantify variation (example:
Cadence LEA tool)
Cell variation information is useful feedback for stdcell
design team, but is it useful for design flow?
AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices,
Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for
identification purposes only and may be trademarks of their respective owners.