Professional Documents
Culture Documents
WorkShop
Daniel Villacorta
Power Systems Consultant
IBM Systems Lab Services
danielvi@mx1.ibm.com
Agenda
HMC
PowerVM
LPARS
PowerLinux TM
7R2
7R1
Power Power
750 760
Power 710 Power
730
PowerLinux TM
Power Power
S812L S822L
Power S822
Power E880
Power E880
Power E870
Power E880
Power E870
Fans
4 POWER8
SCMs
Power
Supplies
5U Enclosure
5U Enclosure
----------------------
2U drawer
Optional DVD
Ops panel
Rear View
Redundant Hot
Redundant Power plug Clock Battery Redundant Power
Node
7U in 19 rack
Node
Node
12U in 19 rack
Node
Node
Node
17U in 19 rack
Node
Node
Node
Node
22U in 19 rack
Front view
4U drawer
Rear view
6 PCIe Gen3 Slots
4x8 2x16
PCIe Optical
Cable
Max 20 meter
Dual
Modules Fan-out Module
Fan-out Module 6 PCIe G3
6 PCIe G3 Slots
Slots 4 x8 & 2 x16
2014 International Business Machines Corporation
4 x8 & 2 x16 19
Min/Max PCIe I/O Drawer per System
+ + +
0 1 1
0 1
2 2
2
3
4
0 or 2 PCIe Gen3 I/O
Drawers in 2014 0, 2 or 4 PCIe Gen3 I/O Drawers in 2014
(max 2 per node)
42 PDU PDU
41 PDU
40 location
39 for IO drws
38
37
36
35 12u available for
34
33
IO drws
32
31
30
29
28
27 5u space reserved for
26
25 System node
24
23 B
5 E E E E 5 B
22 ea 8 N N N N 8 ea
System
rp rp
21 9 0 0 0 0 9
20 w
a
w
a
node
9 B J J B 9 Drw 1
19
18 Sys Cntrl
17 FSP / Unit
16 B
5 E E Clk E E 5 B
15 ea 8 N N N N 8 ea System
14 rp rp
node
a 9 0 0 0 0 9 a
13
12
w
9 B J J B 9
w
Drw 2
11
10
9
5u space reserved for
8 System node
7
6
5 2u space reserved for PDUs
4 PDU
3 PDU
2
1 2u reserved
for
cable
handling
2014 IBM Corporation
Power8 Technology
WorkShop
HMC
HMC
Specify minimum,
desired, and maximum
Memory,
PowerVM
IBM PowerVM Virtualization Features
Processor
I/O
Shared or dedicated LPARs Shared and/or dedicated I/O
Capped or uncapped LPARs Virtual Ethernet, virtual SCSI
Multiple shared processor pools Dynamic LPAR operations
Dynamic LPAR operations Virtual FC (N_Port ID Virtualization)
Shared dedicated LPARs Virtual Tape Support
Memory
Other
Dedicated memory Integrated Virtualization Manager
Dynamic LPAR operations PowerVM Live LPAR mobility
Active Memory Expansion (AIX 6.1) Shared Processor Pools
PowerVM Hypervisor
Virtual Processors
Physical processing cycles are presented to AIX through Virtual Processors
V V V V V V V V V V V
1 Core 2 Cores
(dedicated) (dedicated)
Pool # 0
Hypervisor
Core Core Core Core Core Core Core Core Core Core Core Core Physical
V V V V V V V V V V V
Hypervisor
Core Core Core Core Core Core Core Core Core Core Core Core Physical
3 0.3 - 3
4 0.4 - 4
x 0.1x - x
Learning point
The number of virtual processors establishes the maximum number of
processing units that an SPLPAR can access.
Logical Processors
Simultaneous Multi-Threading (SMT) threads are represented by logical processors
L L L L LLLLLL L L L L L L L L L L L L Logical
L L V V V V V V V V V V V Virtual
Weight = 255 Uncap = No Weight = 30 Weight = 10 Weight = 100 Weight = 100
1 Core 2 Cores PU = 1.2 PU = 0.5 PU = 1.5 PU = 0.1 PU = 0.8 PU = 0.8
(dedicated) (dedicated)
Pool # 0
Hypervisor
Core Core Core Core Core Core Core Core Core Core Core Core
Physical