Professional Documents
Culture Documents
Opamp Design Raj Anug PDF
Opamp Design Raj Anug PDF
The DC gain expression of a multistage Op- Amp i.e. a For a supply voltage of 3.3V we started with an
two-stage op-amp is initial power budget of <2.5mW, which gives total
Av Av1 * Av 2 (1)
biasing current of ~750uA. This is the total current
from rail to rail which should be divided into five
where Av1 or Av2 are gain of two different stages for a branches. After doing a careful analysis for good SR
two stage op-amp can be represented in following form and good UGB we decided to distribute 300uA for
Av i Gm i * Rout i (2) differential input amplifier pair, 150uA for single side
th common source output stage amplifiers and 50uA-
here Avi is DC gain of i stage of Amplifier system
50uA for each branch of current mirror circuit.
independent from the frequency, Gmi is
transconductance of input network and Routi is the
effective output resistance of output network. The 5.2. Output swing
complete circuit analysis tells us that
Here we are targeting initially 5V output differential
Gm1 g m1, 2 (3)
swing, whereas total output swing is equal to twice of
G m 2 g m 6 ,8 (4) (Vdd - Vod6 -Vod7). Therefore, Vod6 + Vod7 <= 0.8 V,
because. Generally, the overdrive of PMOS should be
here the gm1, 2 is the transconductance of NMOS higher than NMOS as mobility of PMOS is approx. 2.5
input transistor M1 or M2 and gm6, 8 is times less than NMOS. We decided to start with Vod6 =
transconductance of PMOS transistor M6 or M8. 0.3V, Vod7 = 0.2V after a careful analysis.
Rout1 ro 2 || ro 4 (5)
Rout1 ro 6,8 || ro 7,9 (6) 5.3. Aspect ratios (W/L)
here the ro2 and ro4 are the output resistances M2 and Initial W/L values (in um) can be chosen by using
M4, whereas the ro6, 8 and ro7,9 are the output resistances the current expression in saturation region operation.
We assumed n * C ox = 150 uA/V2 and p * C ox =
M6 or M8 and M7 or M9 transistors. Further analysis
tells that gm is a function of device dimension (W/L),
bias current (ID) and overdrive voltage (Vov). 60 uA/V2 for first iteration. The saturation region
g m f (W / L, I D , Vov ) (7) current expression (8) helped us in calculating the
aspect ratios (W/L) of transistors as the current through
It is also a function of process parameters e.g. oxide them is known and overdrive voltage is assigned.
capacitance Cox and mobility of electrons n . The
1 W
designers generally do not have control over Cox ID n, p Cox ( ) n, p (| Vgs | VT ) 2 (8)
and n , thus (1) to (7) serve as guiding principles. 2 L
here ID is biasing current, n and Cox are process
parameters , W/L is aspect ratio of a transistor, Vgs is
5. Circuit analysis and implementations gate-source voltage and VT is threshold voltage of
device.
The complete circuit of the design is as following.
8. Acknowledgment
The authors thank Dr. Chandrasekhar, Director,
CEERI, Pilani for his valuable suggestions. The
support in design and implementation from the VLSI
CAD Design lab (Oyster lab), BITS-Pilani is also
acknowledged.
9. References
[1] K. Bult and G.J.G.M. Geelen, “A fast-settling CMOS op
Fig. 8. Layout of two stage op-amp. Only a part of amp for SC circuits with 90-dB DC gain”, IEEE J.
Solid- State circuits, 1990, Vol. 25, No. 6, December,
compensation capacitors is visible.
pp. 1379-1384.
[2] B. Razavi, Design of Analog CMOS Integrated
7. Conclusion Circuits. McGraw-Hill, 2002.
[3] P.R. Gray and R.G. Meyer, “MOS Operational
Designing of two-stage op-amps is a multi- Amplifier Design – A Tutorial Overview,” IEEE J. of
dimensional-optimization problem where optimization Solid-State Circuits, Vol. 17, pp. 969-982, Dec. 1982.
of one or more parameters may easily result into [4] P.E. Allen and D.R. Holberg, CMOS Analog Circuit
degradation of others. Also the gain bandwidth product Design. Oxford University Press, 2002.
which is constant puts challenges to the designers in [5] Boaz Shem-Tov, Mucahit Kozak, and Eby G. Friedman,
“A High – Speed CMOS Op-Amp Design Techniques
designing the circuits for high DC gain and high using Negative Miller Capacitance,” proceedings of the
bandwidth applications. Here the gain has been 11th IEEE International Conference on Electronics,
increased by employing thin and long transistors into circuit and systems, December 2004.
the design at output stage and wide transistors in input [6] Tavares R, Vaz, B.; Goes, J., Paulino, N., Steiger-
stage. These two techniques are able to increase the Garcao, A. “Design and optimization of low-voltage
gain up to a great extent by increasing the output two-stage CMOS amplifiers with enhanced
resistance and input trans-conductance respectively. performance,” Circuits and Systems, 2003. ISCAS '03.
Here the improvement in unity gain bandwidth has Proceedings of the 2003 International Symposium on
Volume 1, 25-28 May 2003 Page(s):I-197 - I-200 vol.1
been done by increasing the bias current which
[7] Alan Hastings, The Art of Analog Layout, Prentice
decreases the DC gain and increases power dissipation
little bit, still provides a good alternative control to Hall, 2nd edition, 2005.
increase bandwidth. Introduction of each stage in [8] D. Johns and K. Martin, Analog Integrated Circuit
Design. John Wiley & Sons, 1997.
multi-stage op-amps exhibits an additional pole into the