You are on page 1of 20

!

"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
POWER
M
N
O
P
Q
XO_QTR_A0_19M
R
S
T
U
XO_QTR_A0_19M XO_QTR_A0_19M
V
W
X
Transceiver PROCESSOR
Y
RF_ANT
Z
[
]
^
GPS_RX PPPRRRXXX___BBBBBB___III___M APC
_
`
a
b
c
GPS_RX GPS_RX PPPRRRXXX___BBBBBB___III___MP PPPRRRXXX___BBBBBB___III___M PPPMMM___APC___IIINNNTTT___NNN PPPMMM___MDM___IIINNNTTT___NNN PPPMMM___APC___IIINNNTTT___NNN
d
e
f
g
h
i
j
P P MDM MDM
k
l
DRX_1900 PPPRRRXXX___BBBBBB___QQQ___M PM_SROT_INT_N
m
n
o
p
DRX_1900 DRX_1900 PPPRX_BB_QQQ_M PPPRX_BB_QQQ_M PM_SROT_INT_N PM_SRO INT_N
q
r
P JET_INTTT___NNN
s
t
u
JET IN
v
w
P P JET___INTTT___NNN
x
y
PRX_9990000_M M PON RS
z
{
|
}
~
PRX_9990000_M P PRX_9990000_M DDDRRRXXX___BBBBBB___III___M
DDDRRRXXX___BBBBBB___III___MDDDRRRXXX___BBBBBB___III___P PON___RSTTT___NNN PS___HOLD PPPONRS
P PPPRRRXXX___888555000___M P P QQQM P PS_HOLD SSBI_PMIC _HOLD
PPPRRRXXX___888555000___M P PPPRRRXXX___888555000___M DDDRRRXXX___BBBBBB___QQQ___MDRX_BB_ _P DDDRRRXXX___BBBBBB___QQQ___M SSBI_PMIC SSSSBI_PMIC
D P
PPPRRRXXX___111999000000_M
PPPRRRXXX___111999000000___M
P
P
PPPRRRXXX___111999000000___M
P P PA_TEMP
BAT_IIIDDD___RXXX___LLLSSS
BBBAAATTT___IIIDDD___RXXX___LLLSSS T
P _TEMP
BAAAT_ R D
P PPPRRRXXX___IIIMMMTTT___M P GPS_BB_III1 T BBBAAATTT___TEMP IIIDDD___TXXX___LLLSSS
PPPRRRXXX___IIIMMMTTT___M P PPPRRRXXX___IIIMTTT___M GGGPPPSSS___BBBBBB___III1 2 GGGPPPSSS___BBBBBB___III1 BAT_TEMP BBBAAATTT___TEMP
P RX_GSM_900 P 2 GGGPPPSSS___BBBBBB___QQQ12 SYS_32K_CLK SYS_32K_CLK
RX_GSM_9000000 RRRXXX___GGGSSSMMM___1118000000 RRRXXX___GGGSSSMMM___90000 GGGPPPSSS___BBBBBB___QQQ1 2 GGGPPPSSS___BBBBBB___QQQ1 SYS_32K_CLK SYS_32K_CLK IOINTERFACE
RRRXXX___GGGSSSMMM___1118 9 11180 0 0 2 2
900 90 RXXX___GSM_
90 KBD_BLK_DRV_EN
90 90 KBD_BLK_DRV_EN KBD_BLK DRV_EN KBD_BKL_DRV
TTTXXX___85000 TX_BB_ _M UIM_RST_N KBD_BKL_DRV KKKBBBDDD___BBBKKKLLL___DRV
KKKBBBDDD___BBBKKKLLL___SSSIIINNNKKK1
TTTXXX___85000 TX_1900 TTTXXX___85000 TTTXXX___BBBBBB___III___M IIIP TTTXXX___BBBBBB___III___M UIM_RST_N UIM_CLK RST___N 1 SSSIIINNNKKK1
TX_190 TX_IMT 19 0 P TTTXXX___BBBBBB___QQQ___MP UIM_CLK UIM_DATA UUUIIIMMM___CLK 2
TX_IMT TX_IMT TTTXXX___BBBBBB___QQQ___M P TTTXXX___BBBBBB___QQQ___M UIM_DATA DATA KKKBBBDDD___BBBKKKLLL___SSSIIINNNKKK2 KKKBBBDDD___BBBKKKLLL___
2
KKKBBBDDD___BBBKKKLLL___SSSIIINNNKKK3
TTTXXX___GGG___LBBB 3 4 SSSIIINNNKKK3
L H L P DAC_IREF P SIM_RST_N SIM_RST_N KKKBBBDDD___BBBKKKLLL___SSSIIINNNKKK4 KKKBBBDDD___BBBKKKLLL___
4
TTTXXX___GGG___HBBB TTTXXX___GGG___HBBB DAC_IREF GSM_TX_CLK DAC IREF SIM_CLK SIM_RST_N KKKBBBDDD___BBBKKKLLL___SSSIIINNNKKK5
GSM_TX_CLK GSM___TTTXXX_CLK SIM_CLK CLK 5 6 SSSIIINNNKKK5
PPPAAA___RRR00 GSM_TX_LB_CLK SIM_DATA_IO SIM_DATA_IO KBD_BKL_SINK6 KBD_BKL_ 6
PPPAAA___RRR0 1 PPPAAA___RRR1 GSM_TX_LB_CLK 0 LB_CLK SSSIIIMMM___DATA_IO
1 PDET GGGSSSMMM___PPPHHH___DDD0 GGGSSSMMM___PPPHHH___DDD1GGGSSSMMM___PPPHHH___DDD0 PA_ON_IMT PA_ON_IMT
PDET PDET 1 2 1 PA_ON_1900 PPPAAA___OOONNN___IMT ACCEL_INT2
GSM_PH_D2 GSM_PH_D2 PA_ON_1900 1900 ACCEL_INT2 ACCEL_INT2
90 PPPAAA___OOONNN___90000
PA_ON_900 FLASH_SYNC
85 85 QTR_RF O PA_ON_850 PPPAAA___OOONNN___850 FLAAASH_SYNC CAM_FLASH FLASH_SYNC
PPPAAA___OOONNN___85000
PA_ON_1900 PPPAAA___OOONNN___190000 QTR_RF_ON JAM_DET___INNNT QTR_RF_ON H GGGHBBB 850 C M_FLASH CAM_FLASH
PA_ON_190 PPPAAA___OOONNN___IMT IMT JAM_DET_INT 1 JAM DET_INT PPPAAA___OOONNN___GGGLBBBPA_ON_ L PPPAAA___OOONNN___GGGHBBB
PA_ON_IMT GGGLBBB PPPAAA___OOONNN___GGGLBBB QQQTTTRRR___SSSSSSBBBIII1 QQQTTTRRR___SSSSSSBBBIII2QQQTTTRRR___SSSSSSBBBIII1 L ONM_BKL_DRV
L PA_ON_ H H 2 2 msm ONM_BKL_DRV ONM_BKL_SINK OOONNNMMM___BBBKKKLLL___DRV
PPPAAA___OOONNN___GGGHBBB
PA_TEMP PA_TEMP XO_QTR_A0_19M XO_QTR_A0_19M ONM_BKL_SINK SINK
PA_TEMP XO_QTR_A0_19M III222CCC___SSSCL___AAAUUUXXX
CL III222CCC___SSSCL___AAAUUUXXX
GPS_ON
GPS_ON
ANT_SEL(3-0) GPS___ON III222CCC___SSSDA___AAAUUUXXXDA DA
LLLCCCDDD___BBBKKKLLLTTT___N
LLLCCCDDD___BBBKKKLLLTTT___N
P N
ANT_SEL(3-0) ANT SEL(3-0) QTR_RST_N XO_D1_19M P CBABC_PWM LLLCCCDDD___BBBKKKLLLTTT___P
QTR_RST_N RST N XO_D1_19M XO_D1_19M 19M CBABC_PWM CBABC_PWM
SDA QQQTTTRRR___III222CCC___SSSDA QQQTTTRRR___III222CCC___SSSDA XO_D1_EN XO_D1_EN XXXOOO___DDD111___EN VIB_DRV_N
QQQTTTRRR___III222CCC___CLK CL CL VIB_DRV_N VIB_DRV_N
III222CCC___SSSCL KEYOUT(6-0)
CL DA III222CCC___SSSCL KEYOUT KEYIN(6-0) KKKEEEYYYOUT(6-0)
III222CCC___SSSDA DA KEYIN(((666---000)))VOL_DOWN IN(6-0)
GSM_PA_ON VOL_DOWN VOL_UP VVVOOOLLL___DOWN
C 2,3 5,6 GSM_PA_ON
KILL_SW_WDI KILL_SW_WDI
GSM_PA_ON
KILL_SW_WDI
VOL_UP
POWER_KEY
IR_INT_N
POWER_KEY
IR_INT_N
UP
POWER_KEY
IR_INT_N
C
nFAULT nFAULT nFAULT SD_DETECT_N
ANT_SEL(3-0) ANT_SEL(3-0) SD_DETECT_N SD_DETECT_N
ANT_SEL(3-0) 12,13
PPPAAA___RRR0 AJ_TIP_DET_N AJ_TIP_DET_N
0 PPPAAA___RRR0 P T P DET_N
AAAJJJ___MMMIIICCC___P
PPPAAA___RRR1 1 N AAAJJJ___MMMIIICCC___P
G S ON GPS_ON 1 AAAJJJ___MMMIIICCC___N N
PA_ON_900 GPS_ON HHHPPPHHH
R AAAJJJ___HHHPPPHHH___R
PA_ON_900 PA_ON_900 AJ_ _L L R
AAAJJJ___HHHPPPHHH___L
TSSSCRN_RST_N
T CRN_RST_N TSCRN_RST_N
I P_SPI_CLK
ISSSP_SPI_CLK ISP_SPI_C LK
AUDIO ISP_SPI_CS IIISSSPPP___SSSPPPIII___MMMOSSSI IIISSSPPP___SSSPPPIII___CCCS
AAAUUUXXX___MMMIIICCC___N___FFFLLLEEEXXX
AAAUUUXXX___MMMIIICCC___N___FFFLLLEEEXXX IIISSSPPP___SSSPPPIII___MMMOSSSI I O MMMOSSSI
P AAAUUUXXX___MMMIIICCC___N___FFFLLLEEEXXX WCA_MCLK1 I O ISP_SPI_ IO
P P WWWCCCAAA___MMMCCCLLLKKK1 WCA_MCLK2 WWWCCCAAA___MMMCCCLLLKKK1 OOONNNMMM___INTTT___NNN
2 2 IN RS IN
AJ_TIP_DET_N III222CCC___SSSCL___AAAUUUXXX CL CL OOONNNMMM___RSTTT___NNN ONM_SHTDWN OOONNNMMM___RSTTT___NNN
AJ_TIP_DET_N AAAJJJ___MMMIIICCC___PT P DET_N III222CCC___SSSDA___AAAUUUXXX
III222CCC___SSSDA___AAAUUUXXX ONM_SHTDW SH DWN
AAAJJJ___MMMIIICCC___P
N N AAAJJJ___MMMIIICCC___P DA ACCEL_INT1
N
AAAJJJ___HHHPPPHHH___R XO_D1_19M XO_D1_19M XO_D1_19M ACCEL_INT1 ACCEL_INT1
R L R SPARK_INT_N
AAAJJJ___HHHPPPHHH___L SPARK_INT_N
AAAJJJ___HHHPPPHHH___L AUD_RX_I2S_SCK SPARK_INT_N MAG_DRDY
AUD_RX_I2S_SCK AUD_RX_I2S_SD AAAUUUDDD___RRRXXX___III222SSS___SSSCK MAG_DRDY MAG_INT MMMAAAGGG___DRDY
AAAUUUDDD___RRRXXX___III222SSS___SD
AUD_RX_I2S_WS D MAG_INT INT
WS AUD_TX_I2S_SCK AAAUUUDDD___RXXX___III222SSS___WS
AUD_TX_I2S_SCK AAAUUUDDD___TTTXXX___III222SSS___SD TTT SSSCK
AAAUUUDDD___TTTXXX___III222SSS___SD WS AAAUUUDDD___
XXX___III222SSS___
D CL
WS T WS III222CCC___SSSDA___AAAUUUXXX CL
CL III222CCC___SSSDA___AAAUUUXXX III222CCC___SSSCL___AAAUUUXXX
III222CCC___SSSDA___AAAUUUXXX DA
PROX___SW_N
A DSET_MIC_EN PROX_SW_N TSCRN INT_N PROX_SW_N
HANDSET_MIC_EN SHHHDNNN_DCLASS_AMP_N HANDSET_MIC EN TSCRN_INT_N TSCRN_INT_N
B 14-16
SHDN_DCLASS_AMP_N SHDN_DCLASS___AMP_N
uSD_D(3-0)
uSD_D(3-0)
uuuSSSDDD___CCCLK D(3-0) B
uuuSSSDDD___CCCLK MD uuuSSSDDD___CCCLK
MD CAM_PWR_EN MD
CAM_PWR_ENNN CCCAAAMMM___PDN___NNN WR EN
NFC_SIM CCCAAAMMM___PDN___ RST CCCAAAMMM___PPPDN___NNN
NFC_INT RST N CAM_MCLK RST
IN NFC_RST NNNFFFCCC___INTTT CAM_MCLK ISSSP___INT_N CCCAAAMMM___MCLK
NNNFFFCCC___RSTTT RS IIISP___INT_N IIISSSPPP___HHHOOO
TTTMMMIIIPPPIII___CCCLLLKKKN ISP INT_N
I2C_SDA_AUX IIISSSPPP___HHHOOOSSSTTT___MMM
PPPIII
CCCLLLKKKN S _P N
DA III222CCC___SSSDA___AAAUUUXXX I _ P IIISSSPPP___HHHOOOSSSTTT___MMMIIIPPPIII___DDDNAAA IIISSSPPP___HHHOOOSSSTTT___MMMIIIPPPIII___CCCLLLKKKP
III222CCC___SSSCL___AAAUUUXXXI2C_SCL_AUX CL IIISSSPPP___HHHOOOSSSTTT___MMMIIIPPPIII___DDDNAAA P DDDNAAA
SIM_DATA_IO SIM_DATA_IO P IIISSSPPP___HHHOOOSSSTTT___MMMIIIPPPIII___DDDNBBB P
SIM_DATA_IO SIM_CLK CLK IIISSSPPP___HHHOOOSSSTTT___MMMIIIPPPIII___DDDNBBB P IIISSSPPP___HHHOOOSSSTTT___MMMIIIPPPIII___DDDNBBB
SIM_CLK SIM_RST_N SSSIIIMMM___RST_N P N P
SIM_RST_N LCD_MDDI_DATA000_N LLLCCCDDD___MMMDDDDDDIII___DDDAAATTTAAA000___P LCD_MDDI_DATA000_N
SYS_32K_CLK P 111N P
SYS_32K_CLK SYS_32K_CLK LLLCCCDDD___MMMDDDDDDIII___DDDAAATTTAAA111___N LCD_MDDDDI_DATTTA _P LLLCCCDDD___MMMDDDDDDIII___DDDAAATTTAAA111___N
20 P LLLCCCDDD___MMM
DDDIII___SSS
BBB___N P
LLLCCCDDD___MMMDDDDDDIII___SSSTTTBBB___N D T P LCD_MMMDDDDDDIII___SSSTTTBBB___N
P LLLCCCDDD___VSSSYNC P
V YNC R T_N LLLCCCDDD___VSSSYNC
WLAN_BT LLLCCCDDD___RSSST_N R T_N
BT_PCM_SYNC N AUX_MIC_N_FLEX
BT_PCM_SYNC BT_PCM_CLK SYNC AUX_MIC_P_FLEX
AAAUUUXXX___MMMIIICCC___P___FFFLLLEEEXXX AAAUUUXXX___MMMIIICCC___N___FFFLLLEEEXXX
BTTT___PCM_CLK PCM_MSM_DOUT_BT_DIN BBBTTT___PPPCCCMMM___CLK P
PPPCCCMMM___MMMSSSMMM___DDDOU
BT_DIN PCM_MSM_DIN_BT_DOUT OUT_BT_DIN
IN_BT_DOUT PPPCCCMMM___MMMSSSMMM___DDDIN_BT_DOUT 17-19
WLAN_SD_CLK
WWWLLLAAANNN___SSSDDD___CCCLK WLAN_S _CMD WWWLLLAAANNN___SSSDDD___CCCLK
WLAN_SD_D(3-0)
MD WLAN_SD_DDD(3-0) MD
WLAN_SD_D(3-0)
RESEARCH IN MOTION CONFIDENTIAL
RT MMMSSSMMM___RXXX___BBBTTT___TXXX MSM_RXXX___BBBTTT___TXXX HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
MMMSSSMMM___TXXX___BBBTTT___RXXX TR TR 295 PHILIP STTT.
CTS RFR MSM_CTS_BT_RFR MMMSSSMMM___CTS___BBBTTT___RFR WATERLOO, ON ARIO CANADA
MSM_RFR_BT_CTS
MMMSSSMMM___RFR___BBBTTT___CTS RFR CTS
WLAN_INT_N
WLAN_INT_N
BT_EN WLAN_INT_N
DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
BT_EN WLAN_EN BT_EN R&D CHECK
WLAN_EN WLAN_EN Thanh Hua R005 B125/6 w 768-MB DDR
SYS_32K_CLK MFG CHECKThanh Hua
SYS_32K_CLK 8-11 Uses PCB-31275-005
EDITED BY:
yili
C
SIZE DRAWING No.SCH-39388-002
7 LAST EDIT: 2010/12/15 22:37:08 REV B SHEET 1 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
)
4 2 1
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
J207
L
M
N
O
P
Q
CON-00557-001 SH202
R
S
T
U
V
HDW-38910-002
W
X
Y
Z
Main ASW
[
R018 Transceiver Can M2 NiAg
]
^
_
`
a
b
c
d
e
11
f
R018 PA Can M2 NiAg
g
r018 GPS Can Long Nickle Silver
h
i
j
k
l
m
SH203
n
SH201
o
L424
p
q
R428
r
s
HDW-38942-002
t
HDW-38421-002
u
v
w
x
y
z
0r
{
|
0r
}
~
C450 L423
J204 0p5 10n
D CON-00557-001 D
Left side Flap which is close to

11
Main Antenna connected to Main GND GND SW203 GND GND GND

GND thru ckt. below (top GND to CON-00423-001


be replaced with Flap geometry) L204 R209 3
PROBE
1 C207 R217
2n7 0r OUT IN 0r
4 GND2 GND1 2 22p
L206 L208 C211 C216

v
C203 10n 12n 33n 0p5
0p5
GND GND
U202
R425 R426 ANA-01135-001

ne
0r 0r GND GND GND GND 7 ANT TX1 13 RF_ANT.TX_GSM_LB_ASW
GND
ANT_SEL(3-0) TX2 10 RF_ANT.TX_GSM_HB_ASW
ANT_SEL(0) R210 1k 26 CTLA RX1 18 RX_GSM_900
GND ANT_SEL(1) R211 1k 25 CTLB RX2 17 RX_GSM_1800
ANT_SEL(2) R212 1k 24 CTLC RX3 15 RX_GSM_1900
ANT_SEL(3) R213 1k 23 CTLD TRX5 4 RF_ANT.TRX_1900
R427 ANT_GND_TUNE_2 out port has been TRX4 3 RF_ANT.TRX_850
0r removed due to removal of charging contact. C210 C213 C215 C218 22 VDD TRX3 2
TRX2 20 RF_ANT.TRX_900
30p 30p 30p 30p 1 GND1 TRX1 19 RF_ANT.TRX_IMT

ti
6 GND3 GND2 5
GND 9 GND5 GND4 8
12 GND7 GND6 11
GND GND GND GND 16 GND9 GND8 14
GND10 21
VREG_L14_2P85 27 GNDPAD1 GNDPAD2 28

HIGH FREQ
@partN

an
R216
C C
GND GND
FIL-00107-001

VREG_PA_TEMP
C208 C212 U201
0u1 100p ANA-01086-001 R201
B2 VDD VOUT B1 PA_TEMP
100r
C201 A1 GS GND A2 C202
GND GND

st
30p 30p
GND

GPS Frontend
GND GND

GPS GND GPS ANTENNA


J201 J205

on
CON-00557-001 CON-00557-001
1 SW201
11

1 CON-00423-001 C206 VREG_L14_2P85


L212
R205 3
PROBE
1 33p FIL-00279-001
3p0 OUT IN HIGH FREQ
L210
GND
4 GND2 GND1 2
C204 56n C221 C223
2n0 1p 33n 30p
L202

B
GND
GND
K GND GND
GND
FL313
FIL-00430-001
1 UNBAL1 OUT 4
2 GND1
3 UNBAL2 GND3 5
L209
6n8
C217
1n5 L211
2n7
GND GND B2 VCC
B1 RFIN
A1 SHDN
U203
ANA-01024-001
RFOUT A2

GND1 C1
GND2 C2
L421
1n1
C225
22p
GPS_RX

B
ka
GND
GND GND

GND
R220
GPS_ON 1k GND

GPS_ON

PCS Diversity Frontend


C222
30p
ev

GND

J202 J206
CON-00401-001 CON-00401-001
h
11

11

SW204
CON-00423-001
R414
PROBE
3 1 DRX_1900
OUT IN
GND 0r
4 GND2 GND1 2 RESEARCH IN MOTION CONFIDENTIAL
C

C431 L410 HIERARCHICAL BLOCK


8p2 1n5 COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
295 PHILIP ST.
WATERLOO, ONTARIO CANADA
A DRAWN BY
A
GND GND

Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906


GND GND
TITLE
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
yili
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:09 REV B SHEET 2 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
)
4 2 1
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
C307
N
O
P
Q
R
S
T
U
PRX_IMT_P
V
V_PA
W
X
1p2
Y
Z
[
]
R308
^
_
`
a
b
c
d
e
L302
f
g
h
0r
i
j
k
l
m
6n8
n
o
p
q
C320 C323 C326 C332 C441
r
s
t
u
v
C308
w
x
y
z
30p 0u1 30p 0u1 4u7
{
|
}
PRX_IMT_M
~
1p2
FL301
U301 Place by QTR
ANA-01120-001
D FIL-00367-001
1 TX 3
C314
1n0
4 OUT
FL305
FIL-00444-001
IN 1
C317
22p 9 RF_OUT VCC1
VCC2
1
10
GND GND GND GND GND
FL314
D
C305
8p2 8 RX_1
RX_2 RF_ANT.CPL_900 6 CPL R416
C335
22p FIL-00496-001 L310
3p0
C342
3p9
RF_ANT.TRX_IMT 6 ANT GND3 5 3 GND2 GND1 2 RF_IN 2 4 UNB2 UNB1 1 TX_IMT
2 GND1 GND4 7 L307 L416 L415 0r
4 GND2 GND5 9 15n 18n 18n R307 8 ISO 5 R311 2
L419 L304
GND GND
VENABLE L313 5 GND3 GND1 C339
2n7 15n @partN
49r9 7
11 GND VMODE 4
3 RF_ANT.PA_R0_F 100r
4n7 GND2 3 2n
GND GND
GND_PAD VBP RF_ANT.PA_R1_F
C327

v
30p
C438 C439
GND GND GND GND GND GND
GND
GND GND 30p 30p GND GND
GND

ne
C428 GND GND V_PA PA_ON_IMT
10p
PRX_900_M R411
L409 0r
47n C418 C420 C419 C421 C442
C429 30p 0u1 30p 0u1 4u7
10p
PRX_900_P

ti
FL310 U402
FIL-00385-001 C425 FL309 C424 ANA-01178-001 GND GND GND GND GND Place by QTR
1n0 FIL-00455-001 30p VCC1 110
1 TX 3 4 OUT IN 1 9 RF_OUT VCC2 FL315
C426
3p9 8 RX_1
RX_2 RF_ANT.CPL_CELL 6 CPL R409
C415
22p FIL-00386-001 C444
12p
C445
10p
RF_ANT.TRX_900 6 ANT GND3 5 3 GND2 GND1 2 C423 C422 RF_IN 2 4 OUT_UB IN_UB 1 TX_900
2 GND1 GND4 7 L407 0r 5 GND2
1n0 3p9 1p8 R410 3 GND3
L420 L408
4 GND2 GND5 9 8 ISO VEN 54 L404 GND1 2 C416
7 GND

an
GND GND
VMODE RF_ANT.PA_R0_F 100r
10n 15n GND GND_PAD VBP 3 RF_ANT.PA_R1_F 4n7 4n7
C GND GND
GND GND GND
R429
0r GND
C432 C433
C417
30p
GND GND
C
30p 30p
GND GND
RF_ANT.CPL_900 GND GND

GND
PA_ON_900
GND GND

st
C302
22p
PRX_1900_P FL303 R309 V_PA
FIL-00427-001 0r
3 B_PORT1 UB_PORT 1
L301 4 B_PORT2
C303 15n DC_FEED 52 C321 C324 C328 C333 C301
22p 6 NC GND2
PRX_1900_M 30p 0u1 30p 0u1 4u7
@partN

on
GND U302
FL304 C315 FL307 C318 ANA-01146-001 Place by QTR
FIL-00435-001 22p FIL-00447-001 22p VCC1 1 GND GND GND GND GND

C311 1 RX TX 3 4 OUT IN 1 9 RF_OUT VCC2 10 L311 FL316 L312 C343


RF_ANT.TRX_1900 6 ANT 6 CPL C336 22p FIL-00500-001 22p 3p3
0n8 8 OPT GND3 5
2 GND1 GND4 7 L309 3 GND2 GND1 2 L414 L413 RF_IN 2 4 OUT IN 1 TX_1900
L418 L306 0r 2
4 GND2 GND5 9 15n 18n 18n RF_ANT.CPL_PCS 87 ISO VENABLE 5
18n 15n 4 C338 5 GND3 GND1
GND2 3 L314

RF_ANT.PDET_PA
11 GND VMODE RF_ANT.PA_R0_F R312
GND GND

@partN GND_PAD VBP 3 RF_ANT.PA_R1_F 100r 2p2 2n4


C329
GND
GND

B
GND GND

K PDET
GND

PDET R305
49r9

R306
124r
GND

R415
0r
GND
GND
C434
30p

GND
C435
30p

GND
30p

GND
GND
GND GND

GND

PA_ON_1900

B
ka
C309
56p
PRX_850_P V_PA
R310
L303
GND

0r
C310 15n C322 C325 C330 C334 C304
56p 30p 0u1 30p 0u1 4u7
PRX_850_M
FL302
U303 Place by QTR
FL306 ANA-01145-001
ev

FIL-00366-001 C316 FIL-00443-001 C319 1


22p 22p 9 RF_OUT VCC1 10
GND GND GND GND GND
FL317
1
8 RX_1 TX 3 4 OUT IN 1 VCC2 C337 FIL-00456-001 C446
C306 RX_2 RF_ANT.CPL_PCS 6 CPL R423 22p 4 OUT 22p C341
RF_ANT.TRX_850 1n8
6 ANT GND3 5 3 GND2 GND1 2 L411 L412 RF_IN 2
3 GND2 IN 1 4n7 TX_850
2 GND1 GND4 7 R313 0r
4 GND2 GND5 9 L308 18n 18n RF_ANT.CPL_CELL8 ISO VENABLE 5 5 GND3 GND1 2
L417 L305 C443 C340
GND GND
15n 7 4 100r
18n 8n2 11 GND
GND_PAD
VMODE
VBP 3 RF_ANT.PA_R0_F
RF_ANT.PA_R1_F
C331
8p2 6p8
GND GND GND GND
30p
C436 C437
GND GND
h

GND GND
GND GND 30p 30p GND GND
GND
PA_ON_850

RESEARCH IN MOTION CONFIDENTIAL


GND GND GND
C

HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


295 PHILIP ST.
RF_ANT.PA_R0_F 22p WATERLOO, ONTARIO CANADA
C312
A VSYS_RF

0r
V_PA
RF_ANT.PA_R0_F
R302
PA_R0
DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R301 100r R&D CHECK
RF_ANT.PA_R1_F
R303
PA_R1
Thanh Hua R005 B125/6 w 768-MB DDR
100r MFG CHECKThanh Hua
C313 Uses PCB-31275-005
RF_ANT.PA_R1_F 22p EDITED BY:
hshukla
C
SIZE DRAWING No.SCH-39388-002
GND LAST EDIT: 2010/12/15 20:27:10 REV B SHEET 3 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
D D

v
L401 VBAT_DIRECT

ne
RF_ANT.TX_GSM_HB_ASW 2n2
C401 C404
0p5 0p5 C440 C406 C407 C408 C447 C414
56p 1000p 47u 47u 22p 1000p

GND GND
U401
ANA-01175-001
GND GND GND GND GND GND Place by QTR
16 RF_OUT_HB 13

ti
C403 9 RF_OUT_LB VCC 2
RF_ANT.TX_GSM_LB_ASW 4n7 VBATT C410
1 R402 0r 8p2
C402 C405 7 RF_IN_HB 8 TX_G_HB
2p7 1p 10 GND1 RF_IN_LB
11 GND2 3 L402
12 GND3
GND4
VEN_HB
VEN_LB 6 2p7
14 GND5

an
15 GND6 VMODE0 4 RF_ANT.PA_R0_F
C C
GND GND
17 GND_PAD VMODE1 5 RF_ANT.PA_R1_F GND

R403 0r C413
GND
3n3 TX_G_LB
Note : Triquint PA (TQM7M5013) datasheet only has 11 Pins. L403
QC mini-spec calls for a pin parts but the Triquint part 6p8
lumps 5 of the GND pins into the GND PAD. In order to share

st
the same footprint with othwr manufacturers, Pin 13 is actually R404 GND

Pin 10 in datasheet, Pin 16 is pin 11 in datasheet. PA_ON_GHB


100r
C411
22p

on
GND

R405
PA_ON_GLB
100r
C412
22p

B
K GND

B
ka
ev
h

RESEARCH IN MOTION CONFIDENTIAL


C

HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


295 PHILIP ST.
WATERLOO, ONTARIO CANADA
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
tyoung
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:10 REV B SHEET 4 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
L503
N
O
P
Q
R
S
PRX_850_M
T
U
V
W
X
6n2
Y
Z
PRX_850_P
[
]
^
_
`
a
b
c
d
L501
e
f
g
h
i
j
k
l
12n
m
n
o
L514
p
C507
q
r
s
t
u
5p6
v
w
x
y
z
{
|
}
~
22p
L506
L502 2n2
D 12n
L504
GND
C517
3p6
C519
D
6n2 22p
PRX_IMT_M L507 GND

PRX_IMT_P 2n2
L515 L525
2n2 C520
22p 3p3

v
PRX_1900_M
PRX_1900_P
L526 GND

L604 2n2 C521

ne
4n3 22p
L602
3n9 C635
PRX_900_M 5p6 QTR LAN input and driver output have 1.3V DC; DC blocks are required.
PRX_900_P U501
ANA-01130-002
L603 A8 TX_850
3n9
GND
A7 PRX_LB1_INM TX_LB1 U13
PRX_LB1_INP TX_LB2 V13

ti
FL501 L605 B8
B9 PRX_LB2_INM TX_LB3 V14 TX_900
FIL-00424-001 C508 4n3 PRX_LB2_INP TX_LB4 U14 TX_G_LB
1 IN OUT1 3 22p L511 A12
PRX_MB1_INM TX_MB1 T14 TX_G_HB
GPS_RX 4 9n1
A11
PRX_MB1_INP TX_MB2 R14
2 GND1 OUT2
B11
PRX_MB2_INM TX_MB3 P14 TX_1900
GND2 5 C512 B12
A10 PRX_MB2_INP TX_MB4 N14 TX_IMT
1p2 A9 PRX_HB_INM PDET_IN U10 PDET
C509 PRX_HB_INP

an
GND GND
22p L512 TRANS.RX_GPS_M_F TX_BB_IM R2 TX_BB_I_M
TX_BB_I_P
C C
A5
9n1 TRANS.RX_GPS_P_F A4 GNSS_INM TX_BB_IP T2
E5 GNSS_INP TX_BB_QM T1 TX_BB_Q_M
C636 J14 VTUNE_SHDR TX_BB_QP R1 TX_BB_Q_P
H14 DRX_LB1_INM

GND
TRANS.RX_G_900_M_F 5600p H13 DRX_LB1_INP DAC_REF P1 DAC_IREF L505
TRANS.RX_G_900_P_F J13 DRX_LB2_INM GP_CLK V2 GSM_TX_CLK FIL-00370-001
TRANS.RX_G_1800_1900_M_F G14 DRX_LB2_INP GPRS_SYNC V4 HIGH FREQ GSM_TX_LB_CLK
TRANS.RX_G_1800_1900_P_F F14 DRX_MB1_INM GP_DATA0 W4 GSM_PH_D0
TRANS.DRX_1900_M_F E13 DRX_MB1_INP GP_DATA1 W5 GSM_PH_D1
F13 DRX_MB2_INM GP_DATA2 V5 GSM_PH_D2

st
TRANS.DRX_1900_P_F
E14 DRX_MB2_INP 4k7 R504
D14 DRX_HB_INM RF_RBIAS C14 TRANS.QTR_XO_RF_F C526
DRX_HB_INP XO_QTR N5 1n0
JAM_DET L1
M2TRANS.QTR_SSBI1_R 0r R506
GND
XO_QTR_A0_19M
PRX_BB_I_M F2
PRX_BB_IM SSBI_RF1 JAM_DET_INT
PRX_BB_I_P G2 TRANS.QTR_SSBI2_R 0r
SSBI_RF2 M1 R507 QTR_SSBI1
PRX_BB_Q_M E1 PRX_BB_IP
PRX_BB_QM RF_ON N1
QTR_SSBI2
PRX_BB_Q_P F1
L2 PRX_BB_QP PA_R0 V7 QTR_RF_ON
FL503 PRX_CLK PA_R1 V8
C502TRANS.RX_G_900 FIL-00449-001

on
1 UNB BAL1 3 L517 GPS_BB_I1
C2
B2 GNSS_BB_I1 I2C_SCL AC1 QTR_I2C_SCL
RX_GSM_900 2n4 4 2n2 GPS_BB_I2 D2 GNSS_BB_I2 I2C_SDA AB1 QTR_I2C_SDA
2 GND1 BAL2
GND2 5 GPS_BB_Q1 D1 GNSS_BB_Q1
GNSS_BB_Q2
SLEEP_CLK AA7
SYS_RST_N AE4 QTR_RST_N
L513 L521 GPS_BB_Q2 H2 AF5
7n5 1n0 DRX_BB_I_M J2 DRX_BB_IM WCA_RBIAS PIN AE4 is WCA_RST_N
DRX_BB_I_P H1 DRX_BB_IP XO_WCA AD5
GND GND
L518 DRX_BB_Q_M J1 DRX_BB_QM
2n2 DRX_BB_Q_P C1 DRX_BB_QP TS_XN_LL W14
GNSS_CLK TS_XP_UL W10
AD14 TS_YN_LR W13
AB14 FM_LNA_RX_P TS_YP_UR W11

B
RX_GSM_1800

RX_GSM_1900
C503
1n5
C506
1n5

8 GND5
10 GND6
FL506
FIL-00350-001
1 UN_BAL_1 BAL_1
4 UN_BAL_2 BAL_2
GND1
GND2
GND3
GND4
6
9
2
3
5
7
L508
7n5
C513
0r

C514
K
L522
3n0
BT_HOST_WAKE is grounded in ref. sch.
AE1 FM_LNA_RXTX
AK3 FM_RDS_INT
AE2 FM_I2S_SCK
AG2 FM_I2S_SD

AE5
FM_I2S_WS
W7 BT_CLK_PWR_REQ
V1 BT_EXT_WAKE
W2 BT_HOST_WAKE
TS_WIPER Y14
TSADC_EOC AD1
SSBI_TS AD2
TSADC_PENIRQ_N AC4
GND

B
ka
0r W1 UART_CTS
Y2 UART_RTS
Y1 UART_RXD
Y4 UART_TXD
GND GND

AA1 PCM_CLK
AA2 PCM_IN
FL504 AA4 PCM_OUT
C504 FIL-00462-001 AB7 PCM_SYNC
33p
TRANS.DRX_C_PCS1 IN OUT1 3 C515 AC7 BT_ACTIVE
DRX_1900 4 3n3 AD7 BT_PRIORITY
2 GND1 OUT2
GND2 5 AK8 WLAN_ACTIVE
ev

L509 L523 AK7 BT_RF_IOM


1p5 2n7 BT_RF_IOP
GND GND
C516 GND
3n3
h

RESEARCH IN MOTION CONFIDENTIAL


C

HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


295 PHILIP ST.
WATERLOO, ONTARIO CANADA
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
yili
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:11 REV B SHEET 5 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
TRANS.VQTR_F11_G11
O
P
Q
U501
R
S
T
E615
U
V
W
ANA-01130-002
X
Y
Z
[
VREG_MSM_A1
]
^
_
`
a
b
c
H4 A1
R601 VDD_RF_DIG1 GND_RF1
d
TRANS.VQTR_H4
e
f
g
h
i
j
M4 A2
TRANS.VQTR_D8_D9 TRANS.VQTR_M4 VDD_RF_DIG2 GND_RF2
k
l
m
n
0r
o
p
E601 GND_RF3 A3
q
r
s
t
u
v
w
VREG_S3_1P8 P5 A6
TRANS.VQTR_P5 VDD_RF_XO GND_RF4
x
y
z
{
|
}
A13
~
R622 GND_RF5
TRANS.VQTR_B5_B6 TRANS.VQTR_M4 TRANS.VQTR_B5_B6 B5
VDD_RF1_1 GND_RF6 A14
E602 0r G8
VDD_RF1_10 GND_RF7 B1

D 1u
C601 C609
100p
C614
100p
C638
100p E614
TRANS.VQTR_H4
TRANS.VQTR_D6
B6
D6 VDD_RF1_2
VDD_RF1_3
GND_RF8
GND_RF9
B3
B4 D
C629 TRANS.VQTR_D8_D9 D8
D9 VDD_RF1_4 GND_RF10 B7
B10
VDD_RF1_5 GND_RF11
0u1 TRANS.VQTR_E7 E7
VDD_RF1_6 GND_RF12 B13
GND
TRANS.VQTR_E11_G8 E11
VDD_RF1_7 GND_RF13 B14
R602
GND GND GND

0r R607 TRANS.VQTR_F11_G11 F11


VDD_RF1_8 GND_RF14 C13
TRANS.VQTR_U5 TRANS.VQTR_G5 G5
VDD_RF1_9 GND_RF15 D5
1000RHIGH FREQ
@ 100MHz L601 GND G11
VDD_RF1_11 GND_RF16 D7

120R HIGH
@ 100MHz TRANS.VQTR_P10_M10 VREG_S4_2P2 TRANS.VQTR_H5 H5
VDD_RF1_12 GND_RF17 D10

v
FREQ
TRANS.VQTR_H7 H7
VDD_RF1_13 GND_RF18 D11
C602 C613 C621 TRANS.VQTR_AE10 TRANS.VQTR_K4 K4
VDD_RF1_14 GND_RF19 D13

220p E612 TRANS.VQTR_L14 L14


VDD_RF1_15 GND_RF20 E4
4u7 0u1 TRANS.VQTR_AG9_AJ9 TRANS.VQTR_M5 M5
VDD_RF1_16 GND_RF21 E6
E613 TRANS.VQTR_M8 M8
VDD_RF1_17 GND_RF22 E10

ne
C626 C628 C631 TRANS.VQTR_P10_M10 M10
P10 VDD_RF1_18 GND_RF23 F4
F5
2u2 VDD_RF1_19 GND_RF24
GND GND GND
0u1 0u1 TRANS.VQTR_P11 P11
VDD_RF1_20 GND_RF25 F10
R603 0r R608 TRANS.VQTR_P13_R13 P13
VDD_RF1_21 GND_RF26 G4
TRANS.VQTR_E11_G8 TRANS.VQTR_R5 R5
VDD_RF1_22 GND_RF27 G7
0r 0r R609 TRANS.VQTR_R11 R11
VDD_RF1_23 GND_RF28 G10
R13 G13
TRANS.VQTR_H7 GND GND GND
VDD_RF1_24 GND_RF29
0r R610 TRANS.VQTR_T10 T10
VDD_RF1_25 GND_RF30 H8
TRANS.VQTR_D6 TRANS.VQTR_U5 U5
VDD_RF1_26 GND_RF31 H10
H11
0r R611 E8 GND_RF32 J4
TRANS.VQTR_M8 TRANS.VQTR_E8 VDD_RF2_1 GND_RF33

ti
E9 J5
TRANS.VQTR_E9 K7 VDD_RF2_2 GND_RF34 J7
C603 C607 C610 C616 C623 TRANS.VQTR_K7 K10 VDD_RF2_3 GND_RF35 J8
4u7 4u7 220p 220p 4u7 TRANS.VQTR_K10 L13 VDD_RF2_4 GND_RF36 J10
TRANS.VQTR_L13 T5 VDD_RF2_5 GND_RF37 J11
TRANS.VQTR_T5 V10 VDD_RF2_6 GND_RF38 K5
TRANS.VQTR_V10 VDD_RF2_7 GND_RF39 K11
GND
AF6 GND_RF40 K13
GND GND GND GND
VDD_WCA_BT1 GND_RF41

an
R612 replace VQTR_D6 with 180pF AG4
VDD_WCA_BT2 GND_RF42 K14

C C
AJ6 L4
10n TRANS.VQTR_R5 AJ8 VDD_WCA_BT3 GND_RF43 L5
0r R613 AK4 VDD_WCA_BT4 GND_RF44 L7
TRANS.VQTR_K4 AK6 VDD_WCA_BT5 GND_RF45 L8
0r R614 VDD_WCA_BT6 GND_RF46
TRANS.VQTR_G5 AE10 L11
TRANS.VQTR_AE10 VDD_WCA_CDC1 GND_RF48
C611 C617 C624 AG9
AJ9 VDD_WCA_CDC2 GND_RF49 M7
M11
100p
VREG_L24_1P2
TRANS.VQTR_AG9_AJ9 VDD_WCA_CDC3 GND_RF50
220p 220n AB5 GND_RF51 M13
N2
VDD_WCA_DIG1 GND_RF52

st
AB8 N4
AC8 VDD_WCA_DIG2 GND_RF53
R604 C632 VDD_WCA_DIG3
0r
GND GND GND
R624
TRANS.VQTR_E7 0u1 Y8
VDD_WCA_FM1 GND_RF56 N10
E603 0r Y11
VDD_WCA_FM2 GND_RF57 N11
AA13 N13
TRANS.VQTR_T10 GND VDD_WCA_FM3 GND_RF58
E604 AB13
AC13 VDD_WCA_FM4 GND_RF59 P4
TRANS.VQTR_M5 VREG_S3_1P8 GND
VDD_WCA_FM5
E605 Y7 R4
TRANS.VQTR_H5 VDD_WCA_IO GND_RF62

on
E606 R625 AJ10 GND_RF63 R7
R8
C612 C618 VDD_WCA_NEG GND_RF64

GND
C604 100p 100p 0r GND_RF65 R10
AA10 T4
R623 VDD_WCA_TS GND_RF66
1u GND_RF67 T7
C634 0r GND_RF68 T8
M14 T11
GND RSVD GND_RF69
GND GND GND
0u1 D4 GND_RF70 T13
U1
R605 E2 DNC1 GND_RF71 U4
0r TRANS.VQTR_R11 DNC2 GND_RF72
E607 G1
DNC3 GND_RF73 U7

B Boxed nets indicate star connections


C605
4u7
E608
10n R615 L606
E609 10n
C637
4u7
C615
100p
C622
100p
K TRANS.VQTR_L14
TRANS.VQTR_P11

C608
1u
TRANS.VQTR_P13_R13
Note on ground pins: Qualcomm defined a few grounding
groups in 80-VP148-5. Only GND pins belonging to the
same group can share an electrical path to system ground (core).
Ideally each GND pins should have dedicated via to system
GND K1
K2
K8
P2
U2
W8
AC2
AC10
AC11
DNC4
DNC5
DNC6
DNC7
DNC8
DNC9
DNC10
DNC11
DNC12
GND_RF74
GND_RF75
GND_RF76
GND_WCA1
GND_WCA2
GND_WCA3
GND_WCA4
GND_WCA5
U8
U11
V11

Y5
Y10
Y13
AA5
AA8 B
ka
AD4 AA11
ground without sharing any connection to other ground pins. AD10 DNC13 GND_WCA6 AA14
AD11 DNC14 GND_WCA7 AB10
Decoupling Caps WAS recommended to be placed close to QTR in the following priority: AF8 DNC15 GND_WCA8 AB11
GND GND GND GND GND
AJ1 DNC16 GND_WCA9 AC5
1. K4, R5, G5, M5, H5, P5 AJ2 DNC17 GND_WCA10 AC14
VREG_S4_2P2 2. D6, E11, G8, H7, P10, M10 AK1 DNC18 GND_WCA11 AD8
3. T5, U5, K7, M8 AK2 DNC19 GND_WCA12 AF4
0r R616 4. P13, R13, L14, R11 AK5 DNC20 GND_WCA13 AF7
TRANS.VQTR_T5 L10 DNC21 GND_WCA14 AF9
0r R617 However, a new reference design was released post laytout with the following priority: N7 DNC22 GND_WCA15 AF10
TRANS.VQTR_K7 DNC23 GND_WCA16
ev

N8 AG5
0r R618 1. T5, U5, M5, H5, P5, K7, M8 P7 DNC24 GND_WCA17 AG6
TRANS.VQTR_V10 2. D6, K4, R5, G5, E11, G8, H7, P10, M10 P8 DNC25 GND_WCA18 AG7
3. P13, R13, L14, R11 DNC26 GND_WCA19
C627 C619 C625 GND_WCA20 AG8
AG10
R606 1u Ideally, each decoupling cap GND pin should have its own dedicated GND GND_WCA21
0u1 1u GND_WCA22 AJ4
0r connection to system GND (with no connection with other decoupling GND_WCA23 AJ5
C606 cap GND pins until the core). GND_WCA24 AJ7
AJ13
Similar to the grouding groups, QC also defined decoupling cap grounding groups. GND_WCA25
0u1 GND GND GND
GND_WCA26 AJ14
TRANS.VQTR_E8 See document: "QTR Bypass Ground Guidance" in the QTR folder.
If decopling caps must share a ground path, only caps belonging to the same GND_WCA27 AK13
h

E610 GND_WCA28 AK14


TRANS.VQTR_K10 group can share a ground connection to system ground.
0r E611 R619
GND

TRANS.VQTR_L13 GND

0r R620 TRANS.VQTR_E9 RESEARCH IN MOTION CONFIDENTIAL


C

HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


295 PHILIP ST.
WATERLOO, ONTARIO CANADA
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
VREG_MSM_USB1P8
R&D CHECK
0r R621 TRANS.VQTR_P5
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
C620 Uses PCB-31275-005
0u1 EDITED BY:
thua
C
SIZE DRAWING No.SCH-39388-002
GND LAST EDIT: 2010/12/15 20:27:11 REV B SHEET 6 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
BT ANTENNA
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
J702
l
m
n
o
p
q
CON-00401-001
r
s
t
u
v
w
x
y
z
{
|
}
~
RF Filter Bluetooth 2450.00MHz

11
FL701
FIL-00506-001
D 3 OUT
2 GND IN 1
R715
0r
R717
0p5
D
VDD1_8 U702 VDD1_8 VSYS
ANA-00780-003 GND C733 1p
E3 L2 C722 1p
D2 LDO_IN_DCOW VIN_DIG_LDO M1 15p L703
C712 D3 VCC_DCOW PMS_TEST_1P8V G6
1u C714 WLAN_BT.DRPWPABC D4 DRPWPABC PMS_VBAT L1
1u WLAN_BT.DRPWPDET DRPWPDET DC_REQ WLAN_BT.1V8_REQ GND GND

v
M2 VDD_DIG_LDO
E10 VDD1 VSENSE H10 C717
GND F11 VDD2 IFORCE H7 10n
GND GND GND C716 G1 VDD3 VPP H9 VSYS
GND G9 VDD4
0u1

ne
GND M4 L11
C711 L6 VDD5 FMRFINP L9 GND
C709 0u1 J1 VDD6 FMRFINM L10
C707 1u GND K1 VDD7 FMRFOUTP J8
VSYS VDD1_8 C705 1u C3 VDD_MEM_LDO FMAUDLIN K8
1u C4 VCC_TXAW FMAUDRIN J11 C723 C727 C729 C730
C5 VCC_ANAW FMAUDLOUT J10 220n 1u 0u1 0u1
C8 VCC_TXBW FMAUDROUT
B8 VDD_LDO_IN_CLASS1P5 A1
C701 C9 VDD_CLASS1P5 NC
GND
0u1 A8 VDD_LDO_INBT J9
GND R709 GND GND
C703 VDD_PPA_IFBT VSSAADCAPLLFM
0r

ti
C11 K11
1u C706 C708 B2 VDD_DCOBT FMBGAPCAP K10
GND 0u1 0u1 C710 B10 VCC_RXW VSSARFFM M9 R722
0u1 C713 VDD1_8 A6 VDD_RFBT VSSAPASYNTHFM L8
GND 1u F9 LDO_INW VDDA1P8VFM 0r
VREG_S3_1P8 VDDS1
GND GND G2 VDDS2 U704 R721
GND GND K3 VDDS3 ANA-00902-002 0r
0r R708 M6 VDDS4 RFIOBT A9 6 BT VB1 8 C726

an
TESTMBT A11 WLAN_BT.WL_BTH_SW 16 BTH_SW VB2 10
C702 10r R701 M3 C10 VB3 19 1u
C 0u1
WLAN_SD_CLK
WLAN_SD_CMD
WLAN_SD_D(0)
10r R702 L3
K4
SPI_CLK
SPI_DIN
SPI_DOUT
TESTPBT
DRPWRXBM A4 WLAN_BT.DRPWPABC
WLAN_BT.DRPWPDET
9
11
PABC
PDET
VB4
VB5
20
21 GND C
WLAN_SD_D(3-0) 10r R703 J5 SPI_CSX DRPWRXBP A3 WLAN_BT.WL_RX_SW 15 RX_SW GND SW701
WLAN_SD_D(1) 10r R704 J4 A5 WLAN_BT.DRPWTXB ANT_A 18 FL702 CON-00423-001
WLAN_SD_D(2) 10r R705 J3 SDIO_D1 DRPWTXB A2 24 13 R712 FIL-00508-001
GND WLAN_SD_D(3) 10r SDIO_D2 DRPWTXA WLAN_BT.DRPWTXA RXAN ANT_B 1
PROBE
3
R706 DRPWRXAP C1 23 RXAP 0r 7 LOW_BAND ANT 2
MSM_RX_BT_TX G8 HCI_TX DRPWRXAM B1 3 RXBN PAEN_A 22 WLAN_BT.WL_PAEN_A 5 HIGH_BAND IN OUT
MSM_TX_BT_RX G7 HCI_RX DRPWTEST1 B7 2 RXBP PAEN_B 7 WLAN_BT.WL_PAEN_B R713 GND3 4 2 GND1 GND2 4
MSM_RFR_BT_CTS E11 HCI_CTS DRPWTEST2 C6 0r 1 GND1 GND4 6

st
MSM_CTS_BT_RFR G11 HCI_RTS DRPWTEST3 C7 5 GND1 TX_SW 12 WLAN_BT.WL_TX_SW 3 GND2 GND5 8
BT_PCM_CLK F8 AUD_CLK DRPWTEST4 D6 GND 14 GND2 TX_A 1 WLAN_BT.DRPWTXA
BT_PCM_SYNC H11 AUD_FSYNC R729 17 GND3 TX_B 4 WLAN_BT.DRPWTXB GND GND
PCM_MSM_DOUT_BT_DIN F6 AUD_IN FREFBGCAP A7 C719 0u1 GND 68p 25 GND_PAD GND GND GND
PCM_MSM_DIN_BT_DOUT F7 AUD_OUT XTALP D7
F10 D8 GND
TP701 TP718
0.25x0.55mm E9 BT_FUNC1 XTALM D9 VREG_S3_1P8 R731
0.25x0.55mm E8 BT_FUNC2 VSS_XTAL C724
E6 BT_FUNC4 F5
3p9 1p2
0.5mm BT_FUNC5 CLK_REQ_OUT
TP713sq 0.25x0.55mm
TP715 0.25x0.55mm
TP716 0.5mm
TP717sq E7 BT_FUNC6 CLK_REQ_OUTN E5
R732 WIFI ANTENNA

on
H8 K9
G5 BT_FUNC7 SLOWCLK J7 0r
BT_EN BT_EN JTAG_TMS K7
GND GND J703
H6 JTAG_TDO M8 WLAN_BT.HF_CLK_IN CON-00401-001 J704
CON-00401-001
FM_I2S_DI JTAG_TDI
L7 FM_I2S_DO JTAG_TCK M7 C718
J6 M11

11
FM_I2S_CLK TESTMODE 39p

11
H5 FM_I2S_FSYNC
L5 FM_SDA VSS_DIG1 L4 50 OHM R714 R716
M5 FM_SCL VSS_DIG2 K2
K5 FM_IRQ VSS_DIG3 K6 GND 2p0 1p6
H4 H3 GND
FM_EN VSS_DIG4 C734

B
WLAN_BT.WL_PAEN_A
WLAN_BT.WL_PAEN_B TP714
TP712 0.25x0.55mm WLAN_BT.WL_TX_SW
0.25x0.55mm WLAN_BT.WL_RX_SW
WLAN_BT.WL_BTH_SW
K GND F3
E4
D5
F1
F2
H1
H2
F4
G4
WL_PAEN_A
WL_PAEN_B
WL_TX_SW
WL_RX_SW
WL_BTH_SW
WL_RS232_TX
WL_RS232_RX
WL_UART_DBG
VSS_DIG5
VSS_DIG6
VSS_DIG7
VSS_RFBT
VSS_DCOW
VSS_BTDPLL
VSS_RFW1
VSS_RFW2
G3
G10
D10
A10
E2
D11
B4
C2
B6
SYS_32K_CLK
C732
1n8

GND
2n0

GND

B
ka
WLAN_INT_N J2 WLAN_IRQ VSS_ANAW B11
WLAN_EN WL_EN VSS_DCOBT
VREG_S3_1P8 VDD1_8
GND
U703
ANA-00767-001
A1 VIN VOUT A2 R718
0.25x0.55mm
TP705 0.25x0.55mm
TP703 0r
WLAN_BT.1V8_REQ B1 EN GND B2 C725 C735 L704
@partN 4u7 39p 10n
High Side Load Switch GND
ev

GND GND GND R018 WIFI Can Lowered NiAG


SH701
HDW-37964-002

VSYS
X701
U701 26MHz shielded Line
ANA-00952-001 XTL-00107-001
A1 VIN VOUT A2 6 VCC OUT 4
h

2 NC1 WLAN_BT.HF_CLK_IN GND


B1 EN 5 NC2 GND1 13
GND B2 C715 GND2
@partN 1u
R733 C704 2.8V Low Noise 150mA LDO 4 Bump CSP
RESEARCH IN MOTION CONFIDENTIAL
100k
C

1u GND GND GND


HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
GND 295 PHILIP ST.
WATERLOO, ONTARIO CANADA
GND GND
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
@autho
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:08 REV B SHEET 7 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
VREG_S3_1P8
^
_
`
U801
a
b
c
d
e
f
g
DIG-00631-001
h
i
j
k
l
m
n
o
p
AJ18 E19
MPM_GPIO_1 [TCXO_EN] [LCDC_PCLK][USBH_CLK] GPIO_090
q
XO_D1_EN
r
s
t
R810
u
v
w
AL19 AM10
MPM_GPIO_2 [SSBI_PMIC] [LCDC_EN] GPIO_091
x
SSBI_PMIC
y
z
10k
{
|
}
AJ14
~
C14 [LCDC_VSYNC] GPIO_092 F20
GPIO_000 [CAM_DATA_0][PA_ON3][QUP_A0] [LCDC_HSYNC][USBH_STOP] GPIO_093 TP806sq
PROCESSOR.CRADLE_USB_ID A14
GPIO_001 [CAM_DATA_1][QUP_A1] [LCDC_GRN_2][EBI2_CS4_N][LCD_CS1_N][LCD_EN] GPIO_094 AN11
LCD_RST_N 0.5mm
D ISP_INT_N
BT_EN
E16
E15 GPIO_002 [CAM_DATA_2]
GPIO_003 [CAM_DATA_3]
[LCDC_GRN_3][GRFC_13] GPIO_095
[LCDC_GRN_4][GRFC_12] GPIO_096
AJ13
AH13
ONM_SHTDWN
D
WLAN_EN B17
C13 GPIO_004 [CAM_DATA_4] [LCDC_GRN_5][GRFC_11] GPIO_097 AL14
AJ15
GPIO_005 [CAM_DATA_5] [LCDC_GRN_6][GP_CLK_B] GPIO_098
CAM_PWR_EN B16
GPIO_006 [CAM_DATA_6] [LCDC_GRN_7][VFE_CAM_TIMER7A] GPIO_099 AJ17
VREG_S3_1P8 SHDN_DCLASS_AMP_N C19
GPIO_007 [CAM_DATA_7] [LCDC_BLU_3][USBH_DATA_0] GPIO_100 E20
ANT_SEL(3-0)
CAM_PDN_N C16
GPIO_008 [CAM_DATA_8] [LCDC_BLU_4][USBH_DATA_1] GPIO_101 E22
ANT_SEL(0) ANT_SEL(3-0)
CAM_RST_N C20
GPIO_009 [CAM_DATA_9] [LCDC_BLU_5][USBH_DATA_2] GPIO_102 E25
ANT_SEL(0) ANT_SEL(1)
A15
GPIO_010 [CAM_DATA_10] [LCDC_BLU_6][USBH_DATA_3][WCA_MCLK_B] GPIO_103 E24
ANT_SEL(1) ANT_SEL(2)
KBD_BLK_DRV_EN A17
GPIO_011 [CAM_DATA_11] [LCDC_BLU_7][USBH_DATA_4][WCA_DATA_SD0_B] GPIO_104 E18
ANT_SEL(2) ANT_SEL(3)

v
R803 R804 C15
GPIO_012 [CAM_PCLK] [LCDC_RED_3][USBH_DATA_5] GPIO_105 E21
ANT_SEL(3)
2k1 2k1 HANDSET_MIC_EN E17
GPIO_013 [CAM_HSYNC] [LCDC_RED_4][USBH_DATA_6] GPIO_106 E23
A16 F25
C18 GPIO_014 [CAM_VSYNC] [LCDC_RED_5][USBH_DATA_7] GPIO_107 F26
0r R805 GPIO_015 [CAM_MCLK] [LCDC_RED_6][USBH_DIR][WCA_DATA_SD1_B] GPIO_108
I2C_SCL_AUX 0r
C17
GPIO_016 [CAM_FLASH][VFE_CAM_TIMER3][GP_CLK_A][QUP_B0] [LCDC_RED_7][USBH_NEXT][WCA_DATA_SD2_B] GPIO_109 E26

ne
I2C_SDA_AUX R806 E14
GPIO_017 [CAM_SHTR][VFE_CAM_TIMER4][GP_MN_A][QUP_B1] W[SDC3_CLK][KEYPAD_1][AUX_RTCK_B] GPIO_110 C8 WLAN_SD_CLK
MAG_DRDY AM14
GPIO_018 [LCDC_GRN_0][VFE_CAM_TIMER5A] W W[SDC3_CMD][KEYPAD_2][AUX_TRST_N_B] GPIO_111 C10
WLAN_SD_CMD
I2C_SCL_AUX C802 C804 AL15
GPIO_019 [LCDC_GRN_1][VFE_CAM_TIMER6A] W[SDC2_DATA_7][KEYPAD_3] GPIO_112 AN4 PROCESSOR.EMMC_D(7)
I2C_SDA_AUX 47p 47p PROX_SW_N AH16
GPIO_020 [LCDC_BLU_0][VFE_CAM_TIMER2A] W W[SDC2_DATA_6][KEYPAD_4] GPIO_113 AL6 PROCESSOR.EMMC_D(6)
AM15
GPIO_021 [LCDC_BLU_1][VFE_CAM_TIMER1A] W[SDC2_DATA_5][KEYPAD_5] GPIO_114 AM6
PROCESSOR.EMMC_D(5)
AN15
GPIO_022 [LCDC_BLU_2] W [SDC2_DATA_4][EBI2_BUSY1_A_N][KEYPAD_6] GPIO_115 AL5
PROCESSOR.EMMC_D(4) WLAN_SD_D(3)
AH17
GPIO_023 [LCDC_RED_0][GP_MN_B] W [SDC3_DATA_3][EBI2_BUSY1_B_N][KEYPAD_7][AUX_TCK_B] GPIO_116 A8
WLAN_SD_D(2)
LCD_VSYNC AL13
GPIO_024 [LCDC_RED_1][MDP_VSYNC_2] [SDC3_DATA_2][KEYPAD_8][AUX_TDO_B] GPIO_117 A9
WLAN_SD_D(1)
R811 GND GND
KILL_SW_WDI AJ16
GPIO_025 [LCDC_RED_2] W[SDC3_DATA_1][KEYPAD_9][AUX_TDI_B] GPIO_118 C9
WLAN_SD_D(0)
CAM_MCLK HIGH FREQ SPARK_INT_N AG6
GPIO_026 [HEADSET_DET_N][HW_MDM_TRIG_B][KEYPAD_0] W [SDC3_DATA_0][KEYPAD_10][AUX_TMS_B] GPIO_119 B8
75ohms PM_APC_INT_N F14
GPIO_027 [PM_IRQ_APC_N] W [WCA_MCLK_A][VFE_CAM_TIMER5B][AUX_TCK_A] GPIO_120 A7

ti
C801 PM_MDM_INT_N B15
GPIO_028 [PM_IRQ_MDM_N] W [WCA_DATA_SD0_A][VFE_CAM_TIMER6B][AUX_RTCK_A] GPIO_121 C6
WLAN_SD_D(3-0)
47p PROCESSOR.MSM_PS_HOLD AH15
GPIO_029 [PS_HOLD] [WCA_DATA_SD1_A][VFE_CAM_TIMER2B][AUX_TRST_N_A] GPIO_122 C5
WLAN_SD_D(3-0)
GSM_PA_ON AL12
AD3 GPIO_030 [MDP_VSYNC_1][GP_PDM] [WCA_DATA_SD2_A][VFE_CAM_TIMER1B] GPIO_123 B5
N5
GPIO_031 [SSBI_MPROC][SSBI_SEL] [DTV_PCLK] GPIO_124
PA_ON_900 Y31
AA29 GPIO_032 [PA_ON0] [DTV_EN] GPIO_125 P1
P2
AM16 GPIO_033 [PA_ON1] [DTV_VSYNC][LCD_DATA_23] GPIO_126 P3
GND
AL16 GPIO_034 [TSIF_CLK] [DTV_HSYNC][LCD_DATA_22][AUX_TDO_A] GPIO_127 M1
GPIO_035 [TSIF_EN] [DTV_DATA_0][LCD_DATA_21][AUX_TDI_A] GPIO_128 TP812sq 0.5mm
TP813sq 0.5mm
TP814sq 0.5mm
TP815sq

an
AL18
GPIO_036 [TSIF_DATA] [DTV_DATA_1][LCD_DATA_20][AUX_TMS_A] GPIO_129 M2 0.5mm
C C
AL17 M3
AJ7 GPIO_037 [TSIF_SYNC] [DTV_DATA_2][LCD_DATA_19][PBUS_ARCH_SEL] GPIO_130 N3
AJ8 GPIO_038 [SDC1_CLK] [DTV_DATA_3][LCD_DATA_18][BOOT_SCUR] GPIO_131 M5
GPIO_039 [SDC1_CMD] [DTV_DATA_4][LCD_DATA_17][BOOT_FROM_NOR] GPIO_132
ACCEL_INT1 AM4
AH8 GPIO_040 [SDC1_DATA_3] W [SSBI_3_MODEM][LCD_DATA_16][KEYPAD_11][USB_FS_OE_B] GPIO_133 AE1
AH27
GPIO_041 [SDC1_DATA_2] [UART1DM_RFR_N][UART1_RFR_N] GPIO_134 MSM_RFR_BT_CTS
MAG_INT AJ6
AL4 GPIO_042 [SDC1_DATA_1] W [UART1DM_CTS_N][UART1_CTS_N] GPIO_135 AE32
AE33
MSM_CTS_BT_RFR
GPIO_043 [SDC1_DATA_0] W [UART1DM_RXD][UART1_RXD] GPIO_136 MSM_RX_BT_TX
TSCRN_INT_N AJ11
GPIO_044 [SPI_CS1_N][MDP_VSYNC_3] W [UART1DM_TXD][UART1_TXD] GPIO_137 AF31
MSM_TX_BT_RX
ISP_SPI_CLK AL9
GPIO_045 [SPI_CLK] [AUX_PCM_DOUT][SDAC_DOUT] GPIO_138 A29
PCM_MSM_DOUT_BT_DIN
ISP_SPI_CS AL10
GPIO_046 [SPI_CS0_N] W [AUX_PCM_DIN][SDAC_MCLK] GPIO_139 B30 PCM_MSM_DIN_BT_DOUT

st
ISP_SPI_MOSI AH12
GPIO_047 [SPI_MOSI_DATA] [AUX_PCM_SYNC][SDAC_R_L_N] GPIO_140 B29
BT_PCM_SYNC
ISP_SPI_MISO AJ12
GPIO_048 [SPI_MISO_DATA] [AUX_PCM_CLK][SDAC_CLK] GPIO_141 A30
BT_PCM_CLK
UIM_CLK AG5
GPIO_049 [UART2DM_RFR_A_N][UART2_RFR_N][UIM1_CLK] W GPIO_142 AG33
NFC_INT
UIM_RST_N AG3
GPIO_050 [UART2DM_CTS_A_N][UART2_CTS_N][UIM1_RESET] [SSBI_4_MODEM] GPIO_143 AE31
ONM_INT_N AH1
GPIO_051 [UART2DM_RXD_A][UART2_RXD] W [WCF_I2S_WS] GPIO_144 AJ29
UIM_DATA AG2
GPIO_052 [UART2DM_TXD_A][UART2_TXD][UIM1_DATA] W[WCF_I2S_CLK] GPIO_145 AN30
BAT_ID_RX_LS AL7
GPIO_053 [UART3_RXD][UIM2_RESET][USB_FS_OE_A] W [WCF_I2S_DATA][VFE_CAM_TIMER7B] GPIO_146 AJ27
BAT_ID_TX_LS AJ1
AH3 GPIO_054 [UART3_TXD][UIM2_DATA] W[FM_IRQ] GPIO_147 AM30
Y32
WLAN_INT_N
uSD_CLK GPIO_055 [UART3_CTS_N][UICC_DP][USB_FS_DAT] [GNSS_CLK_OUT][GNSS_CLK_IN] GPIO_148
uSD_CLK uSD_CMD NFC_RST AH5
GPIO_056 [UICC_DM][USB_FS_SE0] [GNSS_BBI] GPIO_149 W32

on
uSD_CMD uSD_D(3-0) 32r4 R812
AH2
GPIO_057 [UART3_RFR_N][UIM2_CLK][LPA_SMPS_CTL] [GNSS_BBQ] GPIO_150 W31
PROCESSOR.VDD_QFUSE
uSD_D(3-0) AL2
GPIO_058 [SDC4_CLK] (VDD_SD) [JAM_DET_IRQ] GPIO_151 AB29
JAM_DET_INT
uSD_D(3)
32r4 R813 AK3
GPIO_059 [SDC4_CMD] (VDD_SD) [GSM_TX_CLK][SSBI_4_MODEM_OE] GPIO_152 AB31
GSM_TX_CLK CONNECTION TO GPIO_150
uSD_D(2)
AJ3
GPIO_060 [SDC4_DATA_3] (VDD_SD) W [GSM_TX_LB_CLK][SSBI_3_MODEM_OE] GPIO_153 AD33
GSM_TX_LB_CLK * LEFT OPEN ON INSECURE BOARD
uSD_D(1)
AL1
GPIO_061 [SDC4_DATA_2] (VDD_SD) [GSM_PH_D2][SSBI_MPROC_OE] GPIO_154 AD32
GSM_PH_D2 * CLOSED ON SECURE BOARD
uSD_D(0)
AK1
GPIO_062 [SDC4_DATA_1] (VDD_SD) W [GSM_PH_D1][SSBI_1_MODEM_OE] GPIO_155 AD29
GSM_PH_D1
R1125
AL3
GPIO_063 [SDC4_DATA_0] (VDD_SD) [GSM_PH_D0][SSBI_0_MODEM_OE] GPIO_156 AC32 GSM_PH_D0
PROCESSOR.EMMC_CLK AL8
GPIO_064 [SDC2_CLK] [RX_ON][GRFC_14] GPIO_157 AC29
32r4
PROCESSOR.EMMC_CMD AH10
GPIO_065 [SDC2_CMD] [SSBI_1_MODEM] GPIO_158 Y29
QTR_SSBI2
C1108 PROCESSOR.EMMC_D(3) AJ9
GPIO_066 [SDC2_DATA_3] W [SSBI_0_MODEM] GPIO_159 AD31
QTR_SSBI1
PROCESSOR.EMMC_D(2) AN6
GPIO_067 [SDC2_DATA_2] [DTV_DATA_5][WDOG_DISABLE] GPIO_160 L3
PROCESSOR.WDOG_DISABLE

B
I2C_SCL_AUX

I2C_SDA_AUX
18p

R814
0r
R815
0r
GND
PROCESSOR.EMMC_D(1)
PROCESSOR.EMMC_D(0)

ANT_SEL(0)
ANT_SEL(1)

ANT_SEL(2)
0r
0r K
R808
R809
AM7
AJ10
AJ5
AH6
C22
C23
A24
A25
C24
GPIO_068 [SDC2_DATA_1] W
GPIO_069 [SDC2_DATA_0]
GPIO_070 [I2C_SCL] (VDD_SD)
GPIO_071 [I2C_SDA] (VDD_SD)
GPIO_072 [DRX_MODE_SEL2][GSM_PA_BAND_SEL][GRFC_9]
GPIO_073 [DRX_MODE_SEL1][GRFC_8]
GPIO_074 [DRX_MODE_SEL0][PA_RANGE0][GRFC_7]
GPIO_075 [PA_RANGE1][GRFC_6]
GPIO_076 [ANT_SEL3][GRFC_5]
[DTV_DATA_6][SROT_SELECT] GPIO_161
[DTV_DATA_7] GPIO_162
[DTV_DATA_8][EBI2_ADR_15] GPIO_163
[DTV_DATA_9][EBI2_ADR_14] GPIO_164
[DTV_DATA_10][EBI2_ADR_13] GPIO_165
[DTV_DATA_11][EBI2_ADR_12] GPIO_166
[DTV_DATA_12][EBI2_ADR_11] GPIO_167
[DTV_DATA_13][EBI2_ADR_10] GPIO_168
[DTV_DATA_14][EBI2_ADR_9] GPIO_169
L5
K3
K5
J1
J3
J2
J5
G1
H3 B
ka
ANT_SEL(3) B26
C25 GPIO_077 [ANT_SEL2][GRFC_4] [DTV_DATA_15][EBI2_ADR_8] GPIO_170 H5
G2
GSM_PA_ON C27 GPIO_078 [ANT_SEL1][GRFC_3] [DTV_DATA_16][EBI2_ADR_7] GPIO_171 G5
VREG_S3_1P8
0r R816 GPIO_079 [ANT_SEL0][GRFC_2] [DTV_DATA_17][EBI2_ADR_6] GPIO_172
GSM_PA_ON B27
GPIO_080 [GSM_PA_EN][GRFC_1] [DTV_DATA_18][EBI2_ADR_5] GPIO_173 G3
GPS_ON C26
C28 GPIO_081 [GRFC_0] [DTV_DATA_19][EBI2_ADR_4] GPIO_174 E3
F3
PROCESSOR.USB_VBUS_EN AH7 GPIO_082 [PA_ON2] [DTV_DATA_20][EBI2_ADR_3] GPIO_175 F5
R801 R802 C7 GPIO_083 [TRK_LO_ADJ] (VDD_SD) [DTV_DATA_21][EBI2_ADR_2] GPIO_176 C4
1k5 1k5 AC3 GPIO_084 [TX_AGC_ADJ] [DTV_DATA_22][EBI2_ADR_1] GPIO_177 E5
GPIO_085 [UART2DM_RXD_B][EBI2_CS7_N][HW_MDM_TRIG_A] [DTV_DATA_23][EBI2_ADR_0] GPIO_178
TP807sq

AE2
GPIO_086 [EBI2_CS1_N] W [PM_IRQ_SROT_N] GPIO_179 D3 PM_SROT_INT_N
0.5mm

I2C_SCL AD2
GPIO_087 [UART2DM_TXD_B][EBI2_CS2_N][SPI_CS2_N] W[BMA150_IRQ][EBI2_ASYNC_WAIT_N] GPIO_180 C3 JET_INT_N

TP811sq
ev

I2C_SDA AD1
GPIO_088 [UART2DM_CTS_B_N][EBI2_CS3_N][LCD_CS0_N] [GNSS_PPS_IN][GNSS_PPS_OUT] GPIO_181 D1
TP808sq

0.5mm
AE3
GPIO_089 [UART2DM_RFR_B_N][EBI2_CS5_N][SPI_CS3_N][SSBI_PMIC_OE]
0.5mm

C803 C805
47p 47p

GND GND
U801
TSCRN_RST_N DIG-00631-001
h

ONM_RST_N P33
GNSS_DRX_CLK GNSS_BB_I1 M31 GPS_BB_I1
GND

GNSS_BB_I2 N31 GPS_BB_I2


DRX_BB_I_M L32
I_IM_CH1 GNSS_BB_Q1 R31 GPS_BB_Q1
TP805sq

DRX_BB_I_P K32
I_IP_CH1 GNSS_BB_Q2 P31 GPS_BB_Q2
0.5mm

DRX_BB_Q_M K33
Q_IM_CH1
DRX_BB_Q_P L33
Q_IP_CH1 I_OUT_N V33 TX_BB_I_M RESEARCH IN MOTION CONFIDENTIAL
C

I_OUT_P W33 TX_BB_I_P


PRX_BB_I_M H32
I_IM_CH0 Q_OUT_N U33 TX_BB_Q_M HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
PRX_BB_I_P J32
I_IP_CH0 Q_OUT_P T33 TX_BB_Q_P 295 PHILIP ST.
R018 Processor Decoup Can M2 NiAg PRX_BB_Q_M H33
Q_IM_CH0 TX_DAC_REF V32 DAC_IREF WATERLOO, ONTARIO CANADA
PRX_BB_Q_P J33
Q_IP_CH0
A SH802
HDW-38908-002
SH801
HDW-38951-002
R018 Processor Memory Can M2 NiAg
K31
PRX_CLK TX_ON
PA_RANGE0
AC31
Y33
QTR_RF_ON
PA_R0
DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
PA_RANGE1 AA31
PA_R1 R&D CHECK
GND U32
PA_DAC_REF PA_DAC_OUT T32 Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
GND GND

PROCESSOR GPIO EDITED BY:


@autho
LAST EDIT: 2010/12/15 20:27:11 C
SIZE DRAWING No.SCH-39388-002
REV B SHEET 8 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
PROCESSOR/MEMORY INTERFACE
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
D Design notes for Design that uses PCB revision-5: D
1. POP-31276-005 R018 with 512 MB of DDR Memory
2. POP-38626-002 R005 B125/6 with 512 MB of DDR Memory
VDDQ_DDR

3. POP-39387-002 R018 with 768 MB of DDR Memory with 0.9-mm heigh


C902 4. POP-39388-002 R005 B125/6 with 768 MB of DDR Memory with 0.9-mm heigh

v
R901 0u1
100k

ne
R902 C903
100k 0u1
R908 U801
240r
GND GND DIG-00631-001
AJ26 AA5
AN18 EBI0_CAL EBI2_AD_15 W3
A20
VREF_CA_DDR0 VREF_CA_DDR0 EBI2_AD_14 AB5
GND
VREF_DQ_DDR0 VREF_DQ_DDR0 EBI2_AD_13
VDD_P0 AN14
ZQ_DDR0 ZQ_DDR0 EBI2_AD_12 W5
AH20
VREF_EBI0_CA VREF_EBI0_CA EBI2_AD_11 T2

ti
E12
VREF_EBI0_DQ_0 VREF_EBI0_DQ_0EBI2_AD_10 T3
F22
VREF_EBI0_DQ_1 VREF_EBI0_DQ_1EBI2_AD_09 T5
R6
EBI2_AD_08 U902
AE29
EBI1_CAL EBI2_AD_07 W2
NPG-39377-002
R903 C905 AB33
VREF_CA_DDR1 VREF_CA_DDR1 EBI2_AD_06 V3

100k 0u1
AB1
AJ33
VREF_DQ_DDR1 VREF_DQ_DDR1 EBI2_AD_05 Y3
V5 Stacked
AB28
ZQ_DDR1 ZQ_DDR1 EBI2_AD_04 W6 Part
VREF_EBI1_CA VREF_EBI1_CA EBI2_AD_03

an
AD6 U6
VREF_EBI1_DQ_0 VREF_EBI1_DQ_0EBI2_AD_02
C N6
VREF_EBI1_DQ_1 VREF_EBI1_DQ_1EBI2_AD_01
EBI2_AD_00
R5
P5 STK-00024-002 for MSM8655 C
R904 C906 ***IMPORTANT NOTE*** W1
100k 0u1 EBI2_WE_N
THE INFORMATION INSIDE EBI2_OE_N AB6
OF THE BRACKETS ARE FOR EBI2_UB_N Y5
-1 SERIES PARTS EBI2_LB_N AA3
Ex: MSM7630-1 EBI2_ADV_N Y2
R909
240r

GND GND
R910
240r

AB3
EBI2_CS0_N
R911
240r

st
AC5
EBI2_CS6_N U1
EBI2_WAIT_N U2
EBI2_BUSY0_N U5
GND GND GND
EBI2_CLK

on
MMC_1V8
MMC Powering options

B
VREG_S3_1P8

0r
R990,R914 TO BE REMOVED ON
SECURE BOARD
R990
C904
4u7
0402
MMC_1V8

C911
0u1
0201
C913
4u7
0402
K
Option 1 - VREG_MSM_1V8 and VREG_MMC_2V85
OPT_3 on PM8058 must be floating
MMC can be powered down
Option 2 - VREG_S3_1P8 and VREG_MSM_SD
OPT_3 ON PM 8058 pulled high
MMC can't be powered down
B
ka
VREG_MMC_2V85 GND
0r R915 PROCESSOR.MMC_2V85

C907 C909 C912 U901


4u7 0u1 4u7 PRG-33929-001
0402 0201 0402 K6 VDD1 DAT0 H3
ev

AA5 PROCESSOR.EMMC_D(0)
VDD2 DAT1 H4 PROCESSOR.EMMC_D(1)
W4 VDD3 DAT2 H5 PROCESSOR.EMMC_D(2)
Y4 VDD4 DAT3 J2 PROCESSOR.EMMC_D(3)
GND AA3 VDD5 DAT4 J3 PROCESSOR.EMMC_D(4)
DAT5 J4 PROCESSOR.EMMC_D(5)
T10 VDDF1 DAT6 J5 PROCESSOR.EMMC_D(6)
MMC_1V8 C910 U9 VDDF2 DAT7 J6 PROCESSOR.EMMC_D(7)
M6 VDDF3
0u1 N5 VDDF4 VSS1 R10
0201 VSS2 U8
R905 K2 VSS3 M7
h

VDDI
30k1
0201
GND VSS4 AA6
VSS5 P5
PROCESSOR.EMMC_CMD W5 CMD VSS6 Y5
PROCESSOR.EMMC_CLK W6 CLK VSS7 K4
VSS8 AA4 RESEARCH IN MOTION CONFIDENTIAL
A4 NC1 VSS9 Y2
C

A6 NC2 HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


A9 NC3 NC4 AE14 GND 295 PHILIP ST.
A11 NC5 NC6 AG2 WATERLOO, ONTARIO CANADA
B2 NC7 NC8 AG13
A TP901 TO BE REMOVED ON SECURE BOARD B13 NC9
D1 NC11
NC10 AH4
NC12 AH6
DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
D14 NC13 NC14 AH9 R&D CHECK
AE1 NC15 NC16 AH11 Thanh Hua R005 B125/6 w 768-MB DDR
DIG-00356-009 for Montana MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
iwilson
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:11 REV B SHEET 9 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
D D

U801
DIG-00631-001

v
W25 AN3
W26 GND151 GND235 AN8
W28 GND152 GND236 AN13
Y1 GND153 GND237 AN17
U801 Y8 GND154 GND238 AN19
GND155 GND239

ne
DIG-00631-001 Y9
GND156 GND240 AN25
A1 M13 Y12 AN29
A2 GND1 GND76 M16 Y13 GND157 GND241 AN32
VREG_MSM_A1
A3 GND2 GND77 M17 Y16 GND158 GND242 AN33
R1004 PROCESSOR.VDD_A1 A6 GND3 GND78 M20 Y17 GND159 GND243 F31
0r VREG_POP_VDDQ_1P2 A12 GND4 GND79 M21 Y21 GND160 GND_A1 H31
A18 GND5 GND80 M24 Y22 GND161 GND_A2 J31
C1013 A21 GND6 GND81 N1 Y25 GND162 GND_A3 K29
0u47 R1010 0r A26 GND7 GND82 N8 Y26 GND163 GND_A4 N29
VREG_MSM_A2 U801 VREG_POP_VDD2_1P2 A32 GND8 GND83 N11 AA1 GND164 GND_A5 R29
DIG-00631-001
VDDQ_DDR
A33 GND9 GND84 N12 AA8 GND165 GND_A6 T29
VDDQ_DDR GND10 GND85 GND166 GND_A7

ti
R1001 GND M29
VDD_A1 VDDQ_DDR0_1 VDDQ_DDR0_1 A5
R1013 0r
VREG_MSM_C1 B1
GND11 GND86 N15 AA11
GND167 GND_A8 T31
0r PROCESSOR.VDD_A2 H29
VDDQ_DDR0_2 VDDQ_DDR0_2 A11
A19 U801
B2
B20 GND12 GND87 N16
N19
AA12
AA15 GND168 A10
VDD_A2_1 VDDQ_DDR0_3 VDDQ_DDR0_3 C1047 DIG-00631-001 GND13 GND88 GND169 DNC1 GND

C1008 C1015 C1021 C1025 J29


VDD_A2_2 VDDQ_DDR0_4 VDDQ_DDR0_4 A27
10u
B32
GND14 GND89 N20 AA16
GND170 DNC2 V29

0u47 0u47 0u47 0u47 U31


V31 VDD_A2_3 VDDQ_DDR0_5 VDDQ_DDR0_5 B9
B14
H10
H11 VDD_C1_1 VDD_C1_80 R26
T10
B33
C33 GND15 GND90 N23
N24
AA18
AA19 GND171 DNC3 W29
AN16
VDD_A2_4 VDDQ_DDR0_6 VDDQ_DDR0_6 B23 H14 VDD_C1_2 VDD_C1_81 T11 E1 GND16 GND91 N25 AA20 GND172 DNC4
W23
VDDQ_DDR0_7 VDDQ_DDR0_7 D32 C1070 C1058 H15 VDD_C1_3 VDD_C1_82 T14 F1 GND17 GND92 N26 AA25 GND173 A4
VDD_C2_1 VDDQ_DDR0_8 VDDQ_DDR0_8 GND
10u 10u VDD_C1_4 VDD_C1_83 GND18 GND93 GND174 NC1

an
W24 G31 H18 T15 F6 N33 AA33 B4
GND GND GND GND
VDD_C2_2 VDDQ_DDR0_9 VDDQ_DDR0_9 VDD_C1_5 VDD_C1_84 GND19 GND94 GND175 NC2
C C
Y23 M33 H19 T18 F8 P11 AB11 B6
VREG_MSM_C2
Y24 VDD_C2_3 VDDQ_DDR0_10 VDDQ_DDR0_10 AL26 H22 VDD_C1_6 VDD_C1_85 T19 F10 GND20 GND95 P12 AB12 GND176 NC3 B7
AA21 VDD_C2_4 VDDQ_DDR0_11 VDDQ_DDR0_11 AM18 H23 VDD_C1_7 VDD_C1_86 T22 F12 GND21 GND96 P15 AB15 GND177 NC4 B10
AA22 VDD_C2_5 VDDQ_DDR0_12 VDDQ_DDR0_12 F2
GND GND
H25 VDD_C1_8 VDD_C1_87 T23 F17 GND22 GND97 P16 AB16 GND178 NC5 B11
C1069 C1010 AA23 VDD_C2_6 VDDQ_DDR1_1 VDDQ_DDR1_1 K2
MDDI_CAPS
H26 VDD_C1_9 VDD_C1_88 U9 F27 GND23 GND98 P19 AB18 GND179 NC6 B12
10u 10u AA24 VDD_C2_7 VDDQ_DDR1_2 VDDQ_DDR1_2 R2 C1029 C1035 C1040 C1044 J9 VDD_C1_10 VDD_C1_89 U10 F28 GND24 GND99 P20 AB20 GND180 NC7 B13
AB21 VDD_C2_8 VDDQ_DDR1_3 VDDQ_DDR1_3 R32 0u47 0u47 0u47 0u47 C1054 C1062 J10 VDD_C1_11 VDD_C1_90 U13 G6 GND25 GND100 P23 AB25 GND181 NC8 B18
AB22 VDD_C2_9 VDDQ_DDR1_4 VDDQ_DDR1_4 V2 VREG_S3_1P8 0u47 0u47 J13 VDD_C1_12 VDD_C1_91 U14 G28 GND26 GND101 P24 AC1 GND182 NC9 B19
AB23 VDD_C2_10 VDDQ_DDR1_5 VDDQ_DDR1_5 AA2 J14 VDD_C1_13 VDD_C1_92 U17 G32 GND27 GND102 R1 AC9 GND183 NC10 B21
GND GND
AB24 VDD_C2_11 VDDQ_DDR1_6 VDDQ_DDR1_6 AG1 J17 VDD_C1_14 VDD_C1_93 U18 G33 GND28 GND103 R9 AC12 GND184 NC11 B22
VDD_C2_12 VDDQ_DDR1_7 VDDQ_DDR1_7 GND GND GND GND
VDD_C1_15 VDD_C1_94 GND29 GND104 GND185 NC12

st
C1004 C1007 C1014 C1022 AC23
VDD_C2_13 VDDQ_DDR1_8 VDDQ_DDR1_8 AN5 0r GND GND J18
VDD_C1_16 VDD_C1_95 U21 H1
GND30 GND105 R12 AC13
GND186 NC13 B24
AC24
VDD_C2_14 VDDQ_DDR1_9 VDDQ_DDR1_9 AN7 R1014 USBPHY_3P3_CAPS J21
VDD_C1_17 VDD_C1_96 U22 H9
GND31 GND106 R13 AC16
GND187 NC14 B25
0u47 0u47 0u47 0u47 AD23
VDD_C2_15 VDDQ_DDR1_10 VDDQ_DDR1_10 AC33 VREG_POP_VDD1_1P8 J22
VDD_C1_18 VDD_C1_97 V8 H12
GND32 GND107 R16 AC17
GND188 NC15 B31
AD24 J25 V9 H13 R17 AC18 C2
VDD_C2_16 VDD1_DDR VDD_C1_19 VDD_C1_98 GND33 GND108 GND189 NC16
AE21
VDD_C2_17 VDD1_DDR1 VDD1_DDR1 A22
C1052 C1059 J26
VDD_C1_20 VDD_C1_99 V10 H16
GND34 GND109 R20 AC19
GND190 NC17 C12
GND GND GND GND AE22
VDD_C2_18 VDD1_DDR2 VDD1_DDR2 A31 0r 0u47 0u47
K8
VDD_C1_21 VDD_C1_100 V13 H17
GND35 GND110 R21 AC21
GND191 NC18 C21
AE23
VDD_C2_19 VDD1_DDR3 VDD1_DDR3 C1 R1011 K9
VDD_C1_22 VDD_C1_101 V14 H20
GND36 GND111 R24 AC22
GND192 NC19 C29
AE24 M32 K10 V17 H21 R33 AC25 C30
C1009 C1016 C1023 AF23 VDD_C2_20 VDD1_DDR4 VDD1_DDR4 N2
C1048 K13 VDD_C1_23 VDD_C1_102 V18 H24 GND37 GND112 T8 AD8 GND193 NC20 C31
0u47 0u47 0u47 AF24 VDD_C2_21 VDD1_DDR5 VDD1_DDR5 AB2 10u K14 VDD_C1_24 VDD_C1_103 V21 H28 GND38 GND113 T9 AD9 GND194 NC21 E2
VDD_C2_22 VDD1_DDR6 VDD1_DDR6 GND GND
VDD_C1_25 VDD_C1_104 GND39 GND114 GND195 NC22

on
AH24 AH33 K17 V22 J6 T12 AD12 E6
AJ24 VDD_C2_23 VDD1_DDR7 VDD1_DDR7 AJ2 C1030 C1036 C1041 C1045 K18 VDD_C1_26 VDD_C1_105 V25 J8 GND40 GND115 T13 AD13 GND196 NC23 E7
AL24 VDD_C2_24 VDD1_DDR8 VDD1_DDR8 AJ19 0u47 0u47 0u47 0u47
USBPHY_1P8_CAPS
K21 VDD_C1_27 VDD_C1_106 V26 J11 GND41 GND116 T16 AD16 GND197 NC24 E8
GND GND GND
AM24 VDD_C2_25 VDD1_DDR9 VDD1_DDR9 AM28
GND
VREG_POP_VDD2_1P2 K22 VDD_C1_28 VDD_C1_107 W8 J12 GND42 GND117 T17 AD19 GND198 NC25 E9
AN24 VDD_C2_26 VDD1_DDR10 VDD1_DDR10 AN12 L8 VDD_C1_29 VDD_C1_108 W10 J15 GND43 GND118 T20 AD21 GND199 NC26 E10
VREG_PAD_1P2 VDD_P0
VDD_C2_27 VDD1_DDR11 VDD1_DDR11 A23
R1012 L10 VDD_C1_30 VDD_C1_109 W11 J16 GND44 GND119 T21 AD22 GND200 NC27 E11
R1005 VDD_P0 F11
VDD2_DDR1 VDD2_DDR1 B3
GND GND GND GND

0r C1053 C1055 C1060 L11 VDD_C1_31 VDD_C1_110 W14 J19 GND45 GND120 T24 AD25 GND201 NC28 E13
0r F13 VDD_P0_1 VDD2_DDR2 VDD2_DDR2 C32 0u47 0u47 1u L14 VDD_C1_32 VDD_C1_111 W15 J20 GND46 GND121 T25 AE8 GND202 NC29 G29
F15 VDD_P0_2 VDD2_DDR3 VDD2_DDR3 N32 C1032 C1038 C1049 L15 VDD_C1_33 VDD_C1_112 W18 J23 GND47 GND122 T26 AE11 GND203 NC30
C1017 F19 VDD_P0_3 VDD2_DDR4 VDD2_DDR4 AA32 0u47 0u47 10u L18 VDD_C1_34 VDD_C1_113 W19 J24 GND48 GND123 U8 AE12 GND204
10u F21 VDD_P0_4 VDD2_DDR5 VDD2_DDR5 AC2 L19 VDD_C1_35 VDD_C1_114 W20 J28 GND49 GND124 U11 AE15 GND205 L29
VDD_P0_5 VDD2_DDR6 VDD2_DDR6 GND GND GND
VDD_C1_36 VDD_C1_115 GND50 GND125 GND206 NC33

B
C1001
0u47
C1005
0u47
C1011
0u47
C1018 C1024
0u47 0u47
GND
F23
AH23
AH26

M6
P6
T6
AA6
AA28
VDD_P0_6
VDD_P0_7
VDD_P0_8
VDD_P1_1
VDD_P1_2
VDD_P1_3
VDD_P1_4
VDD_P1_5
VDD2_DDR7 VDD2_DDR7
VDD2_DDR8 VDD2_DDR8
VDD2_DDR9 VDD2_DDR9
VDD2_DDR10 VDD2_DDR10
VDD2_DDR11 VDD2_DDR11
VDD_SNS_C1
VDD_SNS_C2
K
AF32
AM3
AM13
AM19
AM29

AM8
V28
GND
GND

C1031
0u47
GND

C1037

GND
0u47

PROCESSOR.VDD_QFUSE
C1042

GND
0u47
GND

C1046

GND
0u47
C1050
0u47
R1015

R1002
10k
0r

Circle 1.0mm
TP1001
PROCESSOR.VDD_QFUSE
V_EFUSE_1V8 SW needs to actively
discharge QFUSE
L22
L23
L25
L26
M10
M11
M14
M15
M18
VDD_C1_37
VDD_C1_38
VDD_C1_39
VDD_C1_40
VDD_C1_41
VDD_C1_42
VDD_C1_43
VDD_C1_44
VDD_C1_45
VDD_C1_116
VDD_C1_117
VDD_C1_118
VDD_C1_119
VDD_C1_120
VDD_C1_121
VDD_C1_122
VDD_C1_123
VDD_C1_124
Y10
Y11
Y14
Y15
Y18
Y19
Y20
AA9
AA10
K1
K6
K11
K12
K15
K16
K19
K20
K23
GND51
GND52
GND53
GND54
GND55
GND56
GND57
GND58
GND59
GND126
GND127
GND128
GND129
GND130
GND131
GND132
GND133
GND134
U12
U15
U16
U19
U20
U23
U24
U25
U26
AE16
AE19
AE20
AE25
AE26
AF1
AF8
AF11
AF12
GND207
GND208
GND209
GND210
GND211
GND212
GND213
GND214
GND215
NC34
NC35
NC36

NC39
NC40
NC41
NC42
L31
P32
R3

AB32
AD28
AF2
AF3 B
ka
AC6 T28 M19 AA13 K24 V1 AF15 AG32
GND GND GND GND GND
AC28 VDD_P1_6 VDD_QFUSE_PRG M22 VDD_C1_46 VDD_C1_125 AA14 K25 GND60 GND135 V11 AF16 GND216 NC43 AH32
AE6 VDD_P1_7 AH11 PROCESSOR.VDD_SD R1018 VREG_MSM_SD
M23 VDD_C1_47 VDD_C1_126 AA26 K26 GND61 GND136 V12 AF19 GND217 NC44 AJ28
VREG_S3_1P8
VDD_P1_8 VDD_SD GND GND

0r M25 VDD_C1_48 VDD_C1_127 AB8 K28 GND62 GND137 V15 AF20 GND218 NC45 AJ32
F7 E31 USBPHY_1P8_CAPS R1008 0r VREG_MSM_USB1P8 C1056 C1063 M26 VDD_C1_49 VDD_C1_128 AB9 L2 GND63 GND138 V16 AF25 GND219 NC46 AK2
F9 VDD_P2_1 VDD_USBPHY_1P8 E29 USBPHY_3P3_CAPS VREG_MSM_USB3P3 0u47 0u47 N9 VDD_C1_50 VDD_C1_129 AB10 L9 GND64 GND139 V19 AF26 GND220 NC47 AL28
F16 VDD_P2_2 VDD_USBPHY_3P3 R1009 0r VREG_S3_1P8 N10 VDD_C1_51 VDD_C1_130 AB13 L12 GND65 GND140 V20 AF33 GND221 NC48 AL29
C1019 F18 VDD_P2_3 AJ23 MDDI_CAPS N13 VDD_C1_52 VDD_C1_131 AB14 L13 GND66 GND141 V23 AH25 GND222 NC49 AL30
C1002 10u VDD_P2_4 VDD_MDDI VDD_C1_53 VDD_C1_132 GND67 GND142 GND223 NC50
PROCESSOR.VDD_PLL_GP E1001
F24 N14 AB26 L16 V24 AJ22 AL31
0u47 H6 VDD_P2_5 AB19
VREG_S3_1P8 GND GND
N17 VDD_C1_54 VDD_C1_133 AC8 L17 GND68 GND143 W9 AJ25 GND224 NC51 AM5
VDD_P2_6 VDD_PLL_GP VDD_C1_55 VDD_C1_134 GND69 GND144 GND225 NC52
L6
VDD_P2_7 PROCESSOR.VDD_MPLL R1007
VREG_MSM_MPLL
E1002 N18
VDD_C1_56 VDD_C1_135 AC10 L20
GND70 GND145 W12 AL25
GND226 NC53 AM17
ev

P29 AA17 N21 AC11 L21 W13 AM1 AM26


GND GND
U28 VDD_P2_8 VDD_MPLL_1 AB17 0r C1051 N22 VDD_C1_57 VDD_C1_136 AC14 L24 GND71 GND146 W16 AM2 GND227 NC54 AM31
U29 VDD_P2_9 VDD_MPLL_2 AD17 0u47 P8 VDD_C1_58 VDD_C1_137 AC15 M8 GND72 GND147 W17 AM25 GND228 NC55 AN28
V6 VDD_P2_10 VDD_MPLL_3 AD18 C1027 C1033 C1039 C1043 P9 VDD_C1_59 VDD_C1_138 AC20 M9 GND73 GND148 W21 AM27 GND229 NC56 AN31
C1003 C1006 C1012 C1020 C1026 Y6 VDD_P2_11 VDD_MPLL_4 AE17 0u47 0u47 0u47 0u47 P10 VDD_C1_60 VDD_C1_139 AC26 M12 GND74 GND149 W22 AM32 GND230 NC57
0u47 0u47 0u47 0u47 0u47 Y28 VDD_P2_12 VDD_MPLL_5 AE18 P13 VDD_C1_61 VDD_C1_140 AD10 GND75 GND150 AM33 GND231
AE28 VDD_P2_13 VDD_MPLL_6 AL27 C1057 C1064 C1066 P14 VDD_C1_62 VDD_C1_141 AD11 AN1 GND232 D2
AH9 VDD_P2_14 VDD_MPLL_7 GND
0u47 0u47 0u47 P17 VDD_C1_63 VDD_C1_142 AD14 AN2 GND233 RSVD1 D31
AH14 VDD_P2_15 L28
GND GND GND GND
P18 VDD_C1_64 VDD_C1_143 AD15
GND
GND234 RSVD2 AJ20
GND GND GND GND GND
AH19 VDD_P2_16 VDDA_SVIDEO1 P28 P21 VDD_C1_65 VDD_C1_144 AD20 RSVD3 AJ21
AH21 VDD_P2_17 VDDA_SVIDEO2 PROCESSOR.VDDA_SVIDEOR1006 VREG_MSM_A2
P22 VDD_C1_66 VDD_C1_145 AD26
GND
RSVD4 AM11
VDD_P2_18 **IMPORTANT NOTE**
GND GND GND
VDD_C1_67 VDD_C1_146 RSVD5
h

H2
NC31 NC31 0r P25
VDD_C1_68 VDD_C1_147 AE9
RSVD6 AM12
L1
NC32 NC32 THE INFORMATION IN C1028 C1034 C1061 C1065 C1067 P26
VDD_C1_69 VDD_C1_148 AE10 GND
T1
NC37 NC37 THE BRACKETS ARE 0u47 0u47 0u47 0u47 0u47
R8
VDD_C1_70 VDD_C1_149 AE13
U3
NC38 NC38 FOR -1 SERIES PARTS R10
VDD_C1_71 VDD_C1_150 AE14
R11 AF9
VDD_C1_72 VDD_C1_151
R14
VDD_C1_73 VDD_C1_152 AF10
RESEARCH IN MOTION CONFIDENTIAL
C

R15 AF13
GND GND GND GND GND
VDD_C1_74 VDD_C1_153 HIERARCHICAL BLOCK
R18
VDD_C1_75 VDD_C1_154 AF14
COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
R19
VDD_C1_76 VDD_C1_155 AF17
295 PHILIP ST.
C1068 R22
R23 VDD_C1_77 VDD_C1_156 AF18
AF21
WATERLOO, ONTARIO CANADA
VDD_C1_78 VDD_C1_157
A 0u47 R25
VDD_C1_79 VDD_C1_158
VDD_C1_159
AF22
AH22
DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
GND
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
yili
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:11 REV B SHEET 10 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
D D

JTAG CONNECTOR
PS_HOLD

v
PS_HOLD
VREG_S3_1P8
R1123
PROCESSOR.MSM_PS_HOLD
1k

ne
R1101 1k S1102 R1124
PON_RST_N CON-00419-001 100k
PROCESSOR.RESIN_N BAT_TEMP 2 1
TP1103
0.5mm sq 4 3 PROCESSOR.RESIN_N
VBAT_DIRECT
Place TP for PROCESSOR.TDO 6 5 PROCESSOR.WDOG_DISABLE
Sleep_CLK, TCXO PROCESSOR.TRST_N 8 7
Close to Processor TP1104sq PROCESSOR.TDI 10 9
0.5mm PROCESSOR.TMS 12 11 VREG_S3_1P8
TP1109
Circle 1.0mm PROCESSOR.TCK 14 13
XO_D1_19M PROCESSOR.RTCK 16 15
U801 PROCESSOR.SRST_N 18 17 nFAULT

ti
SYS_32K_CLK DIG-00631-001 20 19
X1101
VREG_S3_1P8 AD5
C11 RESOUT_1P8_N TDI AN9
AL11
MP4 MP1
MP3 MP2 NOTE:
XTL-00091-001 R1103 0r B28 RESIN_N TDO AN10 nFAULT IS USED TO OVERRIDE
24.576MHz R1104 0r A28 MODE_0 TCK AM9 KILL SWITCH WHEN USING JTAG.
R1105 0r E28 MODE_1 TMS AF6
1 3 R1106 0r E27 MODE_2 RTCK AE5
GND GND

MODE_3 TRST_N

an
AF5
2 GND1 GND2 4 SRST_N
C C
AH18
C1101 TCXO
18p
A13
SLEEP_CLK WC_RESET_N AK32
QTR_RST_N
AN26
LPA_XTAL_IN WC_I2C_SCL AF29
QTR_I2C_SCL
GND GND
C1102 AN27
LPA_XTAL_OUT WC_I2C_SDA AG28 QTR_I2C_SDA
GND 18p N28
SVIDEO_RBIAS WCT_EOC AH29
M28
SVIDEO1_OUT WCT_PENIRQ_N AF28 XO_D1_19M
R28 AK33
GND
SVIDEO2_OUT WCT_SSBI 2k1 2k1
ISP_HOST_MIPI_CLKN AM23
MDDI_HC_DATA0_N [MIPI_CSI_CLKN] USBPHY_SYSCLK D33
XO_D1_19M R1114 R1115

st
ISP_HOST_MIPI_CLKP AM22
MDDI_HC_DATA0_P [MIPI_CSI_CLKP] USBPHY_DN F33 PROCESSOR.HS_USB_DM RES-10164-001
ISP_HOST_MIPI_DNB AN23
MDDI_HC_DATA1_N [MIPI_CSI_DN1] USBPHY_DP E33 PROCESSOR.HS_USB_DP
ISP_HOST_MIPI_DPB AN22
MDDI_HC_DATA1_P [MIPI_CSI_DP1] USBPHY_ID F32
ISP_HOST_MIPI_DNA AL23
MDDI_HC_STB_N [MIPI_CSI_DN0] USBPHY_REXT E32
VREG_S3_1P8
ISP_HOST_MIPI_DPA AL22
MDDI_HC_STB_P [MIPI_CSI_DP0] USBPHY_VBUS F29
PROCESSOR.USB_VBUS_EN TP1111sq
0.5mm TP1113sq
0.5mm TP1115sq TP1117sq
R1113 0.5mm 0.5mm
LCD_MDDI_DATA0_N AM21
MDDI_P_DATA0_N WCA_MCLK1 AL33
4k02 TP1112sq
0.5mm TP1114sq TP1116sq
LCD_MDDI_DATA0_P AM20
MDDI_P_DATA0_P WCA_MCLK2 AG29 0.5mm 0.5mm
LCD_MDDI_DATA1_N AN21
MDDI_P_DATA1_N WCA_RX_I2S_CLK AH28
LCD_MDDI_DATA1_P AN20
MDDI_P_DATA1_P WCA_RX_I2S_DATA AH31
R1126

on
GND
LCD_MDDI_STB_N AL21
MDDI_P_STB_N WCA_RX_I2S_WS AJ31
PROCESSOR.WCA_MCLK1_F
LCD_MDDI_STB_P AL20
MDDI_P_STB_P WCA_TX_I2S_CLK AG31 0r
WCA_TX_I2S_DATA AL32 WCA_MCLK2
WCA_TX_I2S_WS AK31 AUD_RX_I2S_SCK
AUD_RX_I2S_SD
AUD_RX_I2S_WS
AUD_TX_I2S_SCK
AUD_TX_I2S_SD
AUD_TX_I2S_WS

B
TP1105
Circle 1.0mm
L1102
FIL-00114-001
L1101
HIGH FREQ

FIL-00114-001
VBUS
K
Minimize stubs on USB data test points TP1107 and TP1108
TP1107
Circle 1.0mm
TP1108
Circle 1.0mm
B
ka
HIGH FREQ

C1106
DIO-00033-001

C1107
30p
1

1u
D1101

Place 2pf cap close to USB connector FL1101


FIL-00346-001
2

S1101 1 2
CON-00501-001 GND GND GND C1104 PROCESSOR.HS_USB_DM
1 2p PROCESSOR.HS_USB_DP
ev

2 90 Ohms diff
3 0r R1102 4 3 R018 USB Can NiAG
4 PROCESSOR.CRADLE_USB_ID
5 SH1101
MH1 HDW-34009-002
DIO-00074-001

DIO-00074-001

DIO-00074-001

MH2
1

1
PIN 2 to GND
RIM recommends

PIN 2 to GND
RIM recommends

PIN 2 to GND
RIM recommends

MH3 C1103 C1105


IO1

IO1

IO1
D1102

D1103

D1104

CON-00501-001 MH4 68p 0u1


IO2

IO2

IO2

Micro-USB 1.0mm Mid-Mount Reverse


2

2
h

GND

GND GND GND GND GND GND


TP1106
Circle 1.0mm
RESEARCH IN MOTION CONFIDENTIAL
C

HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


295 PHILIP ST.
WATERLOO, ONTARIO CANADA
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
@autho
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:12 REV B SHEET 11 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
U1201
K
L
M
N
O
VSYS VREG_MSM_C1
P
Q
ANA-01128-001
R
S
T
U
V
W
2u2 L1205
X
Y
Z
[
K16 L16
]
VDD_S0 VSW_S0 VREG_MSM_C2
^
_
`
a
b
c
T13 N15
VDD_S1 VREG_S0
d
e
2u2
f
L1201
g
h
i
j
A13 T14
VDD_S2 VSW_S1
k
l
m
VREG_MSM_A1
n
o
p
G16 R13
VDD_S3 VREG_S1
q
r
2u2
s
L1202
t
u
v
w
F16 A14
VDD_S4 VSW_S2 VREG_S3_1P8
x
y
z
{
|
}
B11 B13
~
F1 VDD_L0_L1_LVS VREG_S2 H16 2u2 L1203
A1 VDD_L2_L11_L12 VSW_S3 G15
C1201 C1208 C1202 C1220 C1204 C1263 C1206 C1225 C1207 C1264 VREG_S4_2P2
VDD_L4_L5_L3 VREG_S3 2u2 L1204
VREG_S4_2P2

D 10u 68p 10u 68p 10u 68p 10u 68p 10u 68p
R2
M1
P1
VDD_L6_L7
VDD_L8
VSW_S4
VREG_S4
E16
D15 D
C1213 C1215 T3 VDD_L9 T7
VDD_L10 NCP_CTC1 C1228

C1233
0u1 0u1 B16
VDD_L13_L16 NCP_CTC2 T5
C1262 C1238 C1245 C1247 C1250 C1252 C1272 C1254

22u
J1 R6 22u C1230 C1240 C1243 C1257 C1259
GND GND GND GND GND
VDD_L14_L15 NCP_FB 100p 1000p C1235 1000p 47u 100p 1000p 10u 22u 1000p
A5
VDD_L17_L18 VREG_NCP T8 100p 1000p 22u 100p
K15
B12 VDD_L19_L20 B9 VREG_POP_VDD1_1P8 100p
B8 VDD_L21 VOUT_LVS0 B10
VSYS GND GND
VDD_L22 VOUT_LVS1

v
P16
T4 VDD_L23_L24_L25 A10
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND

VDD_NCP VREG_L0 A11 VREG_PAD_1P2


G9 VREG_L1 E1
H8 GND1 VREG_L2 C1 V_SIM
C1211 GND2 VREG_L3

ne
H9 C2
10u H10 GND3 VREG_L4 B1 VREG_MSM_SD
J7 GND4 VREG_L5 R3 VREG_MSM_USB3P3
J8 GND5 VREG_L6 P2 VREG_MSM_USB1P8
J9 GND6 VREG_L7 L1 V1_8ISP
GND VREG_S3_1P8
J10 GND7 VREG_L8 N1 VREG_MSM_A2
K7 GND8 VREG_L9 T2 V1_8CAM
K8 GND9 VREG_L10 D1 VREG_CAM_ANA
K9 GND10 VREG_L11 G1 V2_85uSD
C1214 C1217 C1218 K10 GND11 VREG_L12 C16 VREG_SPARK_MIC
0u1 0u1 0u1 T6 GND12 VREG_L13 H1 VREG_L14_2P85
GND_NCP VREG_L14 VREG_MMC_2V85

ti
M16 K1
T15 GND_S0 VREG_L15 A16 VREG_NFC_IOH
A15 GND_S1 VREG_L16 A6 V_EFUSE_1V8
GND GND GND
J16 GND_S2 VREG_L17 A4 VREG_L18_2P2
D16 GND_S3 VREG_L18 L15 VREG_2V5
G7 GND_S4 VREG_L19 M15 VREG_PA_TEMP
GND_XO VREG_L20 A12 VREG_MSM_MPLL
VREG_L21 A9
VREG_L22

an
G8 T16 VREG_POP_VDDQ_1P2
GND_XOBUF VREG_L23 VREG_L24_1P2

C C
D13 N16
GND
G10 REF_BYP VREG_L24 R16
REF_GND VREG_L25
C1219
0u1
4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7 4u7

C1234

C1253
C1229

C1248
C1223

C1222

C1239

C1256
C1232

C1251
C1226

C1241

C1244

C1258

C1261
C1231

C1236

C1249

C1255
C1227

C1246
E1201

C1224

C1242

C1260
C1221

C1237
GND

st
Components within box should be placed on the same GND

small GND plane, thermally isolated from other GND VSYS VBAT_DIRECT GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND

planes in all layers. Signals exiting this thermal U1201


island must be routed as thinly as possible to limit ANA-01128-001 VREG_S3_1P8
thermal coupling. 47u N12 F12 R1210 0r UIM_DATA
C1273 OVP_CLAMP [UIM_M_DATA][EBOOT_M_RX] MPP_01 R1211 0r C1266 U1204
@xrefL
POWER.XO_THERM R1343
N13
OVP_SNS [UIM_DATA] MPP_02 F13
SIM_DATA_IO 0u1 DIG-00601-001

GND
M13 G12
R10 OVP_CTL [CDMA_HDET] MPP_03 G13
A1 VCC SDA B1
VCHG1 [ALS][IR_PROX_RX] MPP_04

GND
CAP SUPER 0.07F 3.3V XH414 1r0
GND
C1209 R1203 T10
VCHG2 [JOYSTICK_A] MPP_05 H12
B2 SCL GND A2
C1203 1000p *WARNING EXPLOSIVE* 0F07 R12
VPH_PWR1 [VREF_OUT][CHG2_DET] MPP_06 H13

on
VREG_L18_2P2
FOLLOW MANUFACTURERS 0r T12
VPH_PWR2 [BATT_THERM] MPP_07 J12
BAT_TEMP Layout Note:
ASSEMBLY/REWORK INSTRUCTIONS R7
BAT_FET_N [BATT_ID] MPP_08 J13
C1267 U1205 GND

100k TR1201 DISCHARGE BEFORE REWORK M12


VREF_THERM [XO_THERM] MPP_09 K13
POWER.XO_THERM
* Place U1204 near MSM8655
0u1 DIG-00602-001
R1201 100k DO NOT OVER HEAT R8 L13
PA_TEMP
* Place U1205 near PM8058 PMIC A1 VCC SDA B1
R1202 0r VBAT [PA_THERM] MPP_10 TP1205

GND
R5 R15 * Place U1206 near JET
VCOIN [CBLPWR0_N] MPP_11 0.5mm sq * Place U1207 near PAs B2 SCL GND A2
GND G2 [CBLPWR1_N] MPP_12 P15
* Place U1208 near QTR
H7 XOADC_REF B5 KEYIN(0) * Place U1209 at one of board corners
GND_XOADC [KYPD_SNS1] GPIO_01 KEYIN(1) as reference temperature sensor C1268 U1206 GND

C1205 0u1 [KYPD_SNS2] GPIO_02 B6


KEYIN(2) 0u1 DIG-00603-001
XO_QTR_A0_19M D8
XO_OUT_A0 [KYPD_SNS3] GPIO_03 E2
KEYIN(3) A1 VCC SDA B1
Qualcomm has not qualified any 2520 XO. B7
XO_OUT_A0_EN [KYPD_SNS4] GPIO_04 J2

GND
X1202

B
XTL-00068-001

3
19.2MHz
1
4 GND2 GND1 2
Real product should use their recommended
3225 XO for now.

XO_D1_19M
XO_D1_EN
K 32r4 R1212
D7
D6
D5
B3
E4
B2
XO_OUT_A1
XO_OUT_A1_EN
XO_OUT_D0
XO_OUT_D0_EN
XO_OUT_D1
XO_OUT_D1_EN
[KYPD_SNS5] GPIO_05
[KYPD_SNS6] GPIO_06
[KYPD_SNS7] GPIO_07
[KYPD_SNS8] GPIO_08
[KYPD_DRV1] GPIO_09
[KYPD_DRV2] GPIO_10
F2
K5
H2
K4
L2
R4
POWER_KEY
KEYIN(4)
KEYIN(5)
KEYIN(6)
KEYOUT(0)
KEYOUT(1)
KEYOUT(2)
KEYIN(6-0) KEYIN(6-0)
C1269
0u1
B2 SCL
U1207
GND A2

DIG-00604-001
A1 VCC SDA B1
GND

GND
XO_D1_EN [KYPD_DRV3] GPIO_11 K2
KEYOUT(3) B2 SCL GND A2
A2
A3 XTAL_19M_IN
XTAL_19M_OUT
[KYPD_DRV4] GPIO_12
[KYPD_DRV5] GPIO_13
M6
M2 KEYOUT(4)
KEYOUT(5)
B
ka
A8 M7
X1201 XTAL_32K_IN [KYPD_DRV6] GPIO_14 KEYOUT(6) C1270 U1208 GND

32.768kHz
A7
XTAL_32K_OUT [KYPD_DRV7] GPIO_15 N8
681 R1220 0u1 DIG-00605-001
R1229 XTL-00011-001 SYS_32K_CLK C15
SLEEP_CLK0 [KYPD_DRV8] GPIO_16 M9 KEYOUT(6-0) KEYOUT(6-0) A1 VCC SDA B1
E1 [KYPD_DRV9] GPIO_17 N7
POWER.FG_INT_N

GND
0r VOL_DOWN
T1
VIB_DRV_N [KYPD_DRV10] GPIO_18 M11
IR_INT_N VOL_UP B2 SCL GND A2
VREG_S3_1P8
F15
MSM_PM_VIO [KYPD_DRV11] GPIO_19 M10 POWER.LCD_BKLT_BOOST_EN
R1200 POWER.PS_HOLD_PMIC D12
PS_HOLD [KYPD_DRV12] GPIO_20 N2
VOL_UP
GND
TP1201 B14
RESIN_N [KYPD_DRV13][UART_TX1] GPIO_21 B4
VOL_DOWN C1271 U1209 GND

0r L1207 0.5mm sq
[KYPD_DRV14][UART_TX2] GPIO_22 D2 POWER.KILL_SW_RST 0u1 DIG-00606-001
VIB_DRV_N PM_MDM_INT_N E13
PM_INT_MDM_N [KYPD_DRV15][UART_TX3] GPIO_23 E6 681 R1221 A1 VCC SDA B1
10n

GND
PM_SROT_INT_N E11
PM_INT_SEC_N [KYPD_DRV16][LPG_DRV1] GPIO_24 E7
0r R1224 B2 SCL GND A2
ev

GND PM_APC_INT_N E12


PM_INT_USR_N [KYPD_DRV17][LPG_DRV2] GPIO_25 E8
I2C_SCL
C1212 TP1202 [KYPD_DRV18][LPG_DRV3] GPIO_26 D9
R1213 I2C_SCL_AUX 0r R1225
C1210 0u47 0.5mm sq TP1208 R1
KYPD_DRV_N [UIM_M_RST] GPIO_27 E9 0r UIM_RST_N
0.5mm sq D10
KYPD_PWR_N [UIM_RST] GPIO_28 E5 R1214 0r SIM_RST_N
GND

1u F5 R1215 0r UIM_CLK I2C_SDA 0r R1226


VSYS
[UIM_M_CLK][EBOOT_M_TX] GPIO_29 R1216 0r
GND R11
LED_ATC [UIM_CLK] GPIO_30 F4
SIM_CLK 0r R1338
GND T11
T9 LED_DRVO_N [EBOOT_TX] GPIO_31 G4
G5
I2C_SDA_AUX
LED_DRV1_N [EBOOT_RX] GPIO_32 VREG_S3_1P8
GND R9
LED_DRV2_N [UART_RX1][UPL_IN1] GPIO_33 E10
H4
ACCEL_INT2
R1204 0r R14 [UART_RX2][UPL_IN2] GPIO_34 H5 0r R1217 R1222 10r POWER.BAT_ID
R1205 0r OPT_1 [UART_RX3][UPL_IN3] GPIO_35 0r R1218
h

0r
J15
OPT_2 [UART_M_TX][UPL_IN4] GPIO_36 K12
0r BAT_ID_TX_LS R1209
R1206 H15
OPT_3 [UART_M_RX][UPL_OUT] GPIO_37 L12 R1219 BAT_ID_RX_LS 1M
J5
0r R1208 [SLEEP_CLK1] GPIO_38
SSBI_PMIC D11
SSBI [SLEEP_CLK2][MP3_CLK] GPIO_39 J4
SD_DETECT_N
[EXT_SMPS_EN] GPIO_40 M8
POWER.DDR_EXT_SMPS_EN
VREG_S3_1P8 PON_RST_N E15
PON_RESET_N RESEARCH IN MOTION CONFIDENTIAL
C

B15
NFC_EXT_EN HIERARCHICAL BLOCK
1u C1216 PS_HOLD COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
C1265 L4
VOUT_PA_CTL U1203 VREG_S3_1P8 295 PHILIP ST.
0u1 PA_ON_IMT N5
U_PA_ON0 R1207 DIG-00548-001 WATERLOO, ONTARIO CANADA
PA_ON_1900 N4
U_PA_ON1 3
A DRAWN BY
A
GND
M5 1k VCC Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
U_PA_ON2
A2 PA_ON_850 M4
U_PA_ON3 POWER.PS_HOLD_PMIC 8 RESET RSTIN 2 TITLE
GND VCC A1 PA_ON_GHB N6
G_PA_ON0 R&D CHECK
GSM_PA_ON C2 PA_ON_GLB L5
G_PA_ON1 6
7
NC1 MR1 5
1 VOL_UP Thanh Hua R005 B125/6 w 768-MB DDR
NC2 MR2 VOL_DOWN
U1202 GND B1 N11
HSED_BIAS0 4 GND MFG CHECKThanh Hua
Uses PCB-31275-005
DIG-00193-001 C1
N9
N10 HSED_BIAS1 GND GND_PAD
HSED_BIAS2 EDITED BY:
thua
C
GND SIZE DRAWING No.SCH-39388-002
GND
Manual Reset Circuit LAST EDIT: 2010/12/15 20:27:10 REV B SHEET 12 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
VREG_S3_1P8
M
PIN 2 to GND

R018 Keyboard Backlight Can NiAG


N
O
VREG_S3_1P8
RIM recommends

POWER.LED_GREEN
P
Q
R
S
T
SH1304
U
1 2
V
W
IO1 IO2
X
Y
POWER.LED_BLUE
GND
Z
HDW-34609-002
[
I2C_SCL_AUX
]
CHARGING CONTACTS D1307
^
_
`
a
b
I2C_SDA 30p
c
R1302
d
e
f
R1329
g
h
i
I2C_SDA
j
GND

GND
100k R1325 100k C1335
k
ONM_BKL_DRV

1
J1301
l
m
RIM recommends
100k
n
C1306
o
1.25x2.75mm ONM_BKL_DRV

IO1
p
q
D1308

PIN 2 to GND
r
s
30p
t
u
I2C_SCL
v
0r
w
VCHG_SYS VCHG
L1313 R1341
x
y
D1304
z
U1303 L1311
{
|
FIL-00139-001 I2C_SCL
}
~
IO2
ANA-01091-004 FIL-00279-001 LED-00009-001 VSYS

2
HIGH FREQ
I2C_SCL 0r R1339 C6 SCLK LEDM_ROW_3 E3 HIGH FREQ ONM_BKL_SINK G
0r R1340 G7 E4
D D
I2C_SDA SDAT LEDM_ROW_2
GND
B
F2 D3 POWER.LED_RED GND GND

DIO-00042-001
C1333 C1313 C1318 JET_INT_N nINT LEDM_ROW_1 C1342 R
D1310

1
E7 D4

RIM recommends
R1323 VCHG_SYS
0r R1342 nRESET LEDM_ROW_0 30p C1332 C1337

PIN 2 to GND
D1305

1
10u 10p 1u I2C_SDA_AUX C4

RIM recommends
46k4 LEDM_COL_3

IO1

PIN 2 to GND
C1336

1
G1 C3

RIM recommends
0805 0201 AC1 LEDM_COL_2
VSYS
30p 4u7

IO1
D1309

PIN 2 to GND
IO2
VBUS_SYS F1 AC2 LEDM_COL_1 B3 30p

IO2
B4POWER.ONM_BKL_SINK_F

2
LEDM_COL_0

IO2
GND

2
GND GND GND GND E1 USB1

2
GND C1309 V_PWR_R D1 USB2 RED E6 POWER.LED_RED GND GND GND

1u GREEN E5 POWER.LED_GREEN

CAP-10228-001
GND GND

C1324
G2 D5

4u7

v
C1325
PWR BLUE POWER.LED_BLUE VREG_S3_1P8
C1312

1u
16V
10u A2 MINIPWR CNTPWM B6 POWER.PWM_CNTL L1305

CAP-10244-001
C1316 A1 VINT MBST_L A5 GND

1u MBST A6 4u7 LCD_BKLT_P C1365


GND
U1309

CAP-01004-017
16V
C1315 G3 B5 ANA-01315-001

ne
R018 PMIC Can M2 NiAg R018 PMIC Decoup Can NiAg
GND
4u7 F3 CHGR_L1 BKLSINK_0 A3 LCD_BKLT_N 0u1 C1 VIN PWM_OUT B1
R018 JET Can M2 NiAg 6.3V CHGR_L2 BKLSINK_1 R1335 POWER.PWM_CNTL
SH1301 SH1302 SH1303 MBST_FB A4
HDW-38943-002 HDW-38944-002 HDW-38599-002 GND G5 SYS1 66r5 A2 PWM_IN SDA C2 I2C_SDA_AUX
F5 SYS2 ABST_L B7 R1309
GND GND
ABST C7 21r R1337 B2 SCL GND A1 GND

VSYS_RF
L1301 VSYS GSM_PA_ON E2 FLASHMASK ABSTINK D6 POWER.PWM_CNTL
FIL-00221-001 L1302 D2 FLASHSYNC ABST_FB D7 0r
C2 FLASHSRC1
HIGH FREQ 1u5 C1 FLASHSRC2 PGNDBST A7 GND
GND
IND-10219-001 B1 FLASHREF

CAP-10125-001
C1301 C1302 C1308
GND GND

CAP-10125-001
C5 I2C_SCL_AUX

ti
GND

30p 30p 22u GSM_PA_ON F7 AGND B2


GND

25V 25V G6 TS DGND G4 TRN-00037-001


FLASH_SYNC F6 BAT1 PGNDCHG1 F4 CBABC_PWM
BAT2 PGNDCHG2 D_2 D_1
CAM_FLASH 4 3
GND GND GND N

Q1305
C1344 C1358 GND 1 VREG_S3_1P8
L1312
0u1 47p
VBAT_DIRECT
L1306 G FIL-00279-001
TP1301 TP1302 TP1303 TP1304 FIL-00279-001

an
Circle 1.0mm Circle 1.0mmCircle 1.0mmCircle 1.0mm
NOTE:
POWER.KBD_BKL_SINK2_F 2S POWER.KBD_BKL_SINK3_F KBD_BKL_SINK3
VBAT_DIRECT C1344 MUST BE PLACED KBD_BKL_SINK2 R1336
HIGH FREQ

C C
HIGH FREQ
CLOSE TO PIN C1 AND C2
C1317 100k C1304
BC1301 POWER.BAT_ID GND GND
GND
30p
CON-00483-001 30p
1
2
POWER.LCD_BKLT_BOOST_EN
3
BATT_MINUS GND L1303 GND
L1310
4
BAT_TEMP FIL-00279-001 FIL-00279-001
POWER.KBD_BKL_SINK1_F KBD_BKL_SINK1 POWER.KBD_BKL_SINK4_F KBD_BKL_SINK4
C1310 C1311 HIGH FREQ HIGH FREQ

st
D1301 D1302 D1303 D1317 D1316 C1367 BATT_MINUS BAT_TEMP
56p 56p 56p C1314 C1338
1
1

DIO-00059-001
DIO-00059-001

DIO-00051-001

DIO-00059-001
PIN 2 to GND
RIM recommends

PIN 2 to GND
RIM recommends

PIN 2 to GND
RIM recommends

CAP-00560-001

30p 30p
IO1

IO1

IO1

IO1

R1307
56p

VCC_FT
47k TP1305sq
0.5mm
GND GND

NOTE:
IO2
IO2

IO2

IO2

GND C1305 C1303 GND GND


POPULATE R1328 TO
2

150u 47u R1328


CAP-10035-001

CAP-04705-009

C1307 OVERRIDE KILL SWITCH


GND GND

56p C1366 GND


1k 1u 1u
U1307
GND
GND GND GND 6.3V 6.3V 1n nFAULT C1363 ANA-01239-001 VSYS
C1364 L1307
FIL-00279-001
BATT_MINUS
POWER.KILL_SW_RST nFAULT

on
KBD_BLK_DRV_EN D2 VIN VOUT D1 KBD_BKL_DRV POWER.KBD_BKL_SINK5_F HIGH FREQ KBD_BKL_SINK5
25V I2C_SDA_AUX A4 EN/PWM D1A A2
GND GND GND
100p POWER.KBD_BKL_SINK1_F C1319
0201 I2C_SDA_AUX I2C_SDA 0r 0r R1333R1330 B3 D2A A1 POWER.KBD_BKL_SINK2_F
VCC_FT
C1351 TP1307sq C1355 B2 POWER.KBD_BKL_SINK3_F 30p
0.5mm I2C_SDA_AUX SDA D3
VBUS
1u I2C_SCL 0r 0rR1332 R1331A3 SCL D4 B1
C2
POWER.KBD_BKL_SINK4_F
I2C_SCL_AUX D5 POWER.KBD_BKL_SINK5_F
16V BATT_MINUS
I2C_SCL_AUX D3 C1+ D6 C1 POWER.KBD_BKL_SINK6_F
D4 C1-
0r

TP1306sq U1301
GND
R1313

BATT_MINUS

47p 0.5mm 0402 DIG-00541-001 I2C_SCL_AUX C3 C2+ L1308


VBUS_SYS
C1346 B1 VCC RESET C1 R1326 C4 C2- B4 FIL-00279-001
GND POWER.KBD_BKL_SINK6_F

K KILL_SW_WDI
A2 PFI
A3 WDI PFO
LLO
C2
C3
10k
R1317
C1361
1u
C1362
1u GND
C1328
HIGH FREQ KBD_BKL_SINK6
D 4
S2 3
S1 2

C1359 A1 MR 22k 30p


B2 NC GND B3 0201
1u
R1319
B
DIO-00110-111
P

VBAT_DIRECT
C1323 16V R1306
1u 0402 100k
10k BATT_MINUS
R1318
NOTE: VREG_2V5 GND

B
D1306
1 G

C1353 10V 1k D1315 PART NUMBER MAY


ka
TRN-00073-001 VBAT_DIRECT 0u1 0201 0402 CHANGE WITH A PART C1330 TP1310
Q1302 THAT HAS LOWER TRIGGER
2

DIO-00081-001 0u1 VREG_S3_1P8


VOLTAGE. C1322 C1326 TP1311
1
PIN 2 to GND
RIM recommends

C1357 1u 0u1 TP1309


IO1

R1311 16V
D1314
D2 4 1M C1350 25V 47n 0402 U1305
C1354
GND
100p

DIO-00048-001
0201 25V 3 G ANA-00748-003 R1314
10k

IO2

0201
R1303

1
N
C1348 10V 100p 0201 D2 VCC C2 100k
BAT

IO2
2

GND GND

D1315
3 0u1 0201 C1
D3 TS BAT_LOW
G2 N
8 S2 D_SLUG BAT_GD A2

IO1
nFAULT 4 S1 C1320 C1321 B1 SRN COMM_EN C3 XO_D1_EN

2
2 R1308 A1 SRP
ev

S1 GND
TRN-00057-001 30p 0r01 1% B2 POWER.FG_INT_N
Q1304 0u1 A3 SDA SOC_INT
BATT_MINUS
VCHG_SYS 25V
1 G1 BATT_MINUS VCHG
Layout Note:C1320 must B3 SCL VSS D1
C1356
N
VBAT_DIRECT 16V be placed close to R1308
PLACE C1321 AS COLSE AS
D1 5 0u1 0402
TRN-00036-001 47p VCHG VBUS
POSSIBLE TO FUEL GAUGE GND
Q1301
KILL_SW_GND

C1347
I2C_SDA
Fuel Gauge
DIO-00039-001
3
2
1

GND
I2C_SCL
D 4
S2 3
S1 2
h

D1312

C1360
1u
DDR SWITCHER
DIO-00110-111

C1327 16V
4
5
6
P

1u 0402 R1310
D1311

VREG_POP_VDD2_1P2
100k VSYS RESEARCH IN MOTION CONFIDENTIAL
1 G

U1306
C

TRN-00073-001 R1315 R1316 ANA-01188-001


2

549r 549r A2 VIN L1304 HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
Q1303 VCC_FT D1313 SW B1 1u 295 PHILIP ST.
DIO-00110-111 0r
R1304 2 POWER.DDR_EXT_SMPS_EN R1301 B2 EN FB C1 WATERLOO, ONTARIO CANADA
A 10k C1349
0u1
10V
0201
C1352 10V
R1334 C2 GND MODE A1
DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
0201 200r C1345 C1340 R&D CHECK
0u1
GND R1324 C1341 GND GND 68p 4u7 Thanh Hua R005 B125/6 w 768-MB DDR
BATT_MINUS
U1308 1 K 301k 4u7 MFG CHECKThanh Hua
DIO-00092-001
2 A
Uses PCB-31275-005
BATT_MINUS
VREG_S3_1P8 EDITED BY:
0r R1305 GND GND GND @autho
C
GND
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 22:37:06 REV B SHEET 13 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
VREG_SPARK_MIC
t
u
v
w
x
y
VSYS
z
{
|
}
~
R1404
D U1401
ANA-00513-001
0r
D
A2 VIN VOUT B2 SPARK IMPLEMENTATION
VREG_S3_1P8 A1 VEN C1424
C1404 GND B1 2u2 C1413
1u Ultra Low Noise 3.3V 100mA Linear Reg 0u1
R1401 U1402
ANA-01063-003

v
0r
GND GND GND GND D5
MICVDD LOUT B5
AUDIO.JACK_HPH_L
E3
VDD ROUT C5
AUDIO.JACK_HPH_R
A4
PVDD PIN3 E4
AUDIO.JACK_MIC_N
C1414 1u PIN4 E5
AUDIO.JACK_MIC_P

ne
C1401 C1402 E1
D1 C1P PIN5 A5
AUDIO.JACK_TIP_DET_N
1u 1u C1N C4 C1628
A3 MOUTP B4 0u1
A2 INL MOUTN AUDIO.HSJ_MIC_P
INR
MBIAS D4
C1629
GND GND
C1406 C1407 C2
SCL 0u1
0u47 0u47
D2
B3 SDA C1
AUDIO.HSJ_MIC_N
IRQ PVSS A1
GND
AUDIO.SPK_OUT_P B2
VIDIN PGND1 D3

GND

ti
AUDIO.SPK_OUT_N C3 PGND2 E2
B1
EXTCLK VSS
I2C_SCL_AUX
I2C_SDA_AUX C1420 C1421 C1422
SPARK_INT_N 1u 1u 1u
XO_D1_19M

an
C C
GND GND GND GND

C1403 C1405 0.5mm


33p 33p TP1401sq U501
ANA-01130-002
WCA_MCLK1 AB2
AUD_MCLK1 AUX_OUT AG11
WCA_MCLK2 AB4
AUD_MCLK2 EARON AK11 AUDIO.RCVR_IN_N_F
GND GND
AUD_RX_I2S_SCK AJ3
AUD_RX_I2S_SCK EAROP AJ11 AUDIO.RCVR_IN_P_F
AUD_RX_I2S_SD AH2
AUD_RX_I2S_SD HPH_RN AK10
AUDIO.HAC_N

st
AUD_RX_I2S_WS AH1
AUD_RX_I2S_WS HPH_LP AK9
AUDIO.HAC_P
AUD_TX_I2S_SCK AG1
AUD_TX_I2S_SCK LINE_OUT_RN AK12 AUDIO.SPK_OUT_N
AUD_TX_I2S_SD AF1
AUD_TX_I2S_SD LINE_OUT_LP AJ12 AUDIO.SPK_OUT_P
AUD_TX_I2S_WS AF2
AUD_TX_I2S_WS AUX_IN AF11
AUDIO.AUX_MIC_N
AUX_IP AE11
AG14
AUDIO.AUX_MIC_P
LINE_IN_LN
LINE_IN_LP AF14
AUDIO.SPK_OUT_P
LINE_IN_RN AH14
AG13
AUDIO.SPK_OUT_N
LINE_IN_RP
HEADSET JACK MIC1N AE13
AUDIO.HANDSET_MIC_N

on
MIC1P AD13
AUDIO.HANDSET_MIC_P
R1402 MIC2N AF13
AUDIO.HSJ_MIC_N
AUDIO.JACK_TIP_DET_N MIC2P AE14
AUDIO.HSJ_MIC_P
150r CCOMP AH13

1
DIO-00074-001

RIM recommends
IO1

PIN 2 to GND
C1409 C1423
D1401

33p 0u1
2 IO2

B
Shielded differential pair C1410
K GND

L1401
FIL-00302-001
HIGH FREQ
D1402
1
DIO-00074-001

GND
IO1

RIM recommends
PIN 2 to GND

AJ_TIP_DET_N
AJ_MIC_P
AJ_MIC_N
AJ_HPH_R
AJ_HPH_L
GND

B
ka
33p
IO2

AUDIO.JACK_MIC_P
2

AUDIO.JACK_MIC_N GND GND

L1402
FIL-00302-001
HIGH FREQ
ev
1
DIO-00074-001

RIM recommends
IO1

PIN 2 to GND

C1411
D1403

33p SH1403 R018 Spark Audio Can NiAG R018 Vibe Can M2
R018 Headset Support M2
IO2

HDW-38911-002 SH1402 SH1401


R018 Audio Can M2 NiAg SH1404 HDW-38905-001
2

HDW-34011-002 HDW-38907-001
GND GND
h

L1403
FIL-00302-001 GND
AUDIO.JACK_HPH_R HIGH FREQ
GND
GND
GND

L1404
FIL-00302-001 RESEARCH IN MOTION CONFIDENTIAL
C

AUDIO.JACK_HPH_L HIGH FREQ


HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
1

C1408 C1412 295 PHILIP ST.


DIO-00074-001

DIO-00074-001
RIM recommends

RIM recommends
IO1

IO1

WATERLOO, ONTARIO CANADA


PIN 2 to GND

PIN 2 to GND
D1404

D1405

33p 33p
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
A
IO2

IO2

TITLE
2

R&D CHECK
GND GND GND GND
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
thua
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:09 REV B SHEET 14 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
Main MIC
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
D D
MIC_BIAS

0r R1501

v
C1517 C1505
1u 47p

R1511
0201

1k

ne
GND GND GND

PLACE CLOSE TO MIC C1630


18p MIC1502
C1501 L1501 XDR-23055-004
0u1 R1507 FIL-10B12-001 L1503
AUDIO.HANDSET_MIC_P HIGH FREQ 82n 1 OUT
150r

ti
C1502 L1502 2
0u1 R1509 FIL-10B12-001 L1504 GND
AUDIO.HANDSET_MIC_N HIGH FREQ 82n
150r

DIO-00074-001

DIO-00074-001
1

1
PIN 2 to GND
RIM recommends

PIN 2 to GND
RIM recommends
C1507 C1509 C1631

IO1

IO1
R1510

D1503

D1504
47p 47p 18p

an
1k

IO2

IO2
C C

2
GND GND GND GND GND GND

MIC BIAS

st
VSYS
MIC_BIAS
U1501
ANA-00489-001
A2 VIN VOUT B2
A1 VEN GND B1
C1510 C1511 C1512

on
47p 1u 1u

AUX MIC
GND GND
GND GND

HANDSET_MIC_EN

B
MIC_BIAS

0r R1502
C1506
1u
0201
C1508
47p
K R1508
100k

GND
B
R1504
1k
ka
GND GND

C1503
0u1 R1506
ev

AUDIO.AUX_MIC_P AUX_MIC_P_FLEX
150r
C1504
0u1 R1512
AUDIO.AUX_MIC_N AUX_MIC_N_FLEX
150r

R1505
1k
h

GND
RESEARCH IN MOTION CONFIDENTIAL
C

HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


295 PHILIP ST.
WATERLOO, ONTARIO CANADA
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
yili
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:09 REV B SHEET 15 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
AUDIO RECEIVER
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
D D
GND GND
RECEIVER

2
C1617

DIO-00074-001
PIN 2 to GND
RIM recommends

IO2

D1605
33p

v
IO1
R1606 L1605

1
AUDIO.RCVR_IN_P_F SP1601
0r 51n
GND

ne
IN
R1607 L1606
AUDIO.RCVR_IN_N_F 51n
0r
ARTWORK364

1
DIO-00074-001
PIN 2 to GND
RIM recommends

IO1
C1618

D1606
33p

IO2
2

ti
GND GND

an
C C
AUDIO HAC COIL
GND GND

st
1DIO-00074-0012
C1615

PIN 2 to GND
RIM recommends

IO2
47p

D1601

HIGH FREQ
IO1
L1601
AUDIO.HAC_P FIL-00257-001

on
L1603
1m2
FIL-00257-001
AUDIO.HAC_N
L1602

2DIO-00074-0011

HIGH FREQ
PIN 2 to GND
RIM recommends

IO1
C1616

D1602
47p

IO2
B
HIGH AUDIO
K J1602
PLEASE cHECK HAC POLARITY!
GND GND

B
ka
HDW-33835-001
1
1
VSYS VSYS_AUDIO_AMP
L1610 C1625
FIL-00287-001 0p2
HIGH FREQ
0402 L1608 L1607
@partN FIL-00114-001 AUDIO.HIGH_AUDIO_OUT_N_F
ev

C1623
1u Mono Class D Audio Amp HIGH FREQ
0402 120n
U1604 @partN
ANA-00988-001
1

D1603
RIM recommends
IO1

PIN 2 to GND

GND B1 VDD VO- A3 L1609 0201 J1601


B2 PVDD VO+ C3 FIL-00114-001 DIO-00074-001 HDW-33835-001
IO2

AUDIO.SPK_OUT_P A1 IN+ C1627


2

AUDIO.SPK_OUT_N C1 IN- GND A2 HIGH FREQ


0402 1
C2 EN PGND B3 @partN 10p Place C1627 directly
between the clips 1
h

SHDN_DCLASS_AMP_N GND
2

ANA-00988-001
PIN 2 to GND
RIM recommends

C1620 C1619
IO2

C1624 C1622 GND D1604


18p 18p 18p 18p 0201
0201 0201 DIO-00074-001
IO1

0201 0201
RESEARCH IN MOTION CONFIDENTIAL
1
C

L1604
HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
120n 295 PHILIP ST.
GND GND C1626 WATERLOO, ONTARIO CANADA
0p2
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
tyoung
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:09 REV B SHEET 16 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
)
4 2 1
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
HOLSTER SENSOR IR+LIGHT SENSOR
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
VREG_MSM_SD
{
|
}
Narrow Beam IR LED in MIDLED package
~
L1703 U1702 VREG_MSM_SD
FIL-00107-001 ANA-00251-001 U1703 LED-00027-001
1 VDD ANA-00950-001
D HIGH FREQ
PULLUP ON BASEBAND
1 VDDD
2 VDDA
IRDR
REXT
8
4
D1705
D
C1705 5 SCL
0u1 C1712 C1713 I2C_SCL_AUX

DIO-00074-001
I2C_SDA_AUX 6 SDA GND 3

1
3 GND OUT 2 R1710 R1711 1u 0u1 R1712 GND

PIN 2 to GND
RIM recommends
PROX_SW_N 7 INT PAD 9

IO1
IR_INT_N

D1704
10k 10k 499k
GND @partN C1710 ANA-00950-001

IO2
GND 33p GND GND I2C Light Sensor w/Proximity Detection

2
GND

v
IC Ana hall-effect switch 2.5-3.5V 3lcc GND GND

GND

ne
AMI306 Tri-Axis Magnetometer
VREG_S3_1P8

VREG_2V5 C1728 TP1703sq 0.5mm


0.5mm TP1704sq
U1705 10n

ti
R1724 ANA-01121-002
1 10
0r AVDD DVDD GND
6 7 I2C_SCL_AUX
Tri-Axis Accelerometer
C1726 C1727 VPP SCL
1u 100n SDA 5 I2C_SDA_AUX
VREG_2V5
3
VREG DRDY 8
MAG_DRDY
INT 4
MAG_INT

an
C1702
C C
9
GND
1u ADDR Tie ADDR low for 8bit I2C address of 0x1C
VREG_S3_1P8 R1727 VREG_S3_1P8 GND 2
0r R1728
0r 0r
GND

TP1701sq TP1702sq
GND
R1721

0.5mm 0.5mm
100k

R1719 C1723 C1724 C1725 U1704


4u7 0u1 33p R1729 ANA-01076-001
1
VDD1 SCL 4 I2C_SCL_AUX
0r I2C_SDA_AUX

st
14 6
VDD2 SDA
GND

Tie SA0 high for 8bit I2C address of 0x3A INT1 11


ACCEL_INT1
7
SA0 INT2 9
ACCEL_INT2
8 2
C1729 15 CS GND1 3
0u1 16 NC1 GND2 5
NC2 GND3 12 R1722 R1723
GND4 13 0r 0r
GND5 10
GND
GND6

on
GND
GND GND GND

Proton 3-axis Digital Accelerometer

FL1702
FIL-00346-001
2 1

B LCD/TOUCH PANEL CONNECTOR


K IOINTERFACE.LCD_MDDI_STB_P_F
IOINTERFACE.LCD_MDDI_STB_N_F
C1718
5p6
C1720
5p6
3 4
LCD_MDDI_STB_P
LCD_MDDI_STB_N SH1701
HDW-34023-001
1
2
SH1702
HDW-34023-001
1
2
SH1703
HDW-34023-001
1
2
SH1704
HDW-34023-001
1
2

GND

GND

GND

GND
FL1703
R005 LCD Support R005 LCD Support R005 LCD Support R005 LCD Support B
ka
GND GND FIL-00346-001 L1704
2 1 RES-00000-003
S1701 IOINTERFACE.LCD_BKLT_P_F LCD_BKLT_P
CON-00369-001 IOINTERFACE.LCD_MDDI_DATA0_P_F LCD_MDDI_DATA0_P 0r
IOINTERFACE.I2C_SDA_AUX_TP 22 1 13 IOINTERFACE.LCD_MDDI_DATA0_N_F LCD_MDDI_DATA0_N

DIO-00090-001
44 35 IOINTERFACE.I2C_SCL_AUX_TP C1707 C1709
66 57

D1706
IOINTERFACE.TSCRN_RST_N_F 88 IOINTERFACE.TSCRN_INT_N_F C1715 C1717 3 4 33p 33p
V1_8DIG_F_LCD
IOINTERFACE.LCD_VSYNC_F 10 10 79 9 IOINTERFACE.CBABC_PWM_F 5p6 5p6
V2_85SYS_F_LCD 12 12 11 11 V2_85SYS_F_LCD
14 14 13 13 GND GND
ev

16 16 15 15 V1_8DIG_F_LCD
IOINTERFACE.LCD_BKLT_P_F 18 18 17 17 IOINTERFACE.LCD_BKLT_N_F FL1701
GND

IOINTERFACE.LCD_RST_N_F 20 20 19 19 GND GND FIL-00346-001


IOINTERFACE.LCD_MDDI_DATA0_N_F 22 22 21 21 2 1 L1710
IOINTERFACE.LCD_MDDI_DATA0_P_F 24 24 23 23 RES-00000-003
IOINTERFACE.LCD_MDDI_STB_N_F 26 26 25 25 IOINTERFACE.LCD_MDDI_DATA1_P_F LCD_MDDI_DATA1_P IOINTERFACE.LCD_BKLT_N_F LCD_BKLT_N
IOINTERFACE.LCD_MDDI_STB_P_F 28 28 27 27 IOINTERFACE.LCD_MDDI_DATA1_N_F LCD_MDDI_DATA1_N 0r
IOINTERFACE.LCD_MDDI_DATA1_N_F 30 30 29 29

DIO-00106-001
IOINTERFACE.LCD_MDDI_DATA1_P_F 3 4

1
31 G531 C1701 C1703 C1730 C1731

RIM recommends
IO1
G1 MP1 MP5

PIN 2 to GND
D1707
G2 MP2 MP6 G6 5p6 5p6 33p 33p
h

G3 MP3 MP7 G7

IO2
G4 MP4 MP8 G8

2
GND GND
I2C_SDA_AUX GND GND GND

GND GND
I2C_SDA_AUX RESEARCH IN MOTION CONFIDENTIAL
C

I2C_SDA_AUX V1_8DIG_F_LCD V2_85SYS_F_LCD HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
I2C_SCL_AUX D1710 VREG_MSM_SD 295 PHILIP ST.
DIO-00040-001 VREG_S3_1P8 L1709 WATERLOO, ONTARIO CANADA
I2C_SCL_AUX 1 16 IOINTERFACE.I2C_SDA_AUX_TP L1707 FIL-10A12-001
A A
IN OUT
2 IN1 OUT1 15 IOINTERFACE.I2C_SCL_AUX_TP FIL-10A12-001 DRAWN BY PHONE (519) 888-7465, FAX (519) 888-6906
I2C_SCL_AUX 3 IN2 OUT2 14
HIGH FREQ Thanh Hua
TSCRN_INT_N 4 IN3 OUT3 13 IOINTERFACE.TSCRN_INT_N_F HIGH FREQ TITLE

DIO-00074-001
TSCRN_RST_N IN4 OUT4 IOINTERFACE.TSCRN_RST_N_F R&D CHECK

1
5 x8 12 C1719 C1722 Thanh Hua R005 B125/6 w 768-MB DDR
DIO-00074-001

IOINTERFACE.CBABC_PWM_F

RIM recommends
CBABC_PWM IN5 OUT5

IO1
1

PIN 2 to GND
GND

D1712
LCD_VSYNC 6 11 IOINTERFACE.LCD_VSYNC_F 10p 10p
RIM recommends

IN6 OUT6
IO1

PIN 2 to GND
D1711

LCD_RST_N 7 10 IOINTERFACE.LCD_RST_N_F MFG CHECKThanh Hua


IN7 OUT7
Uses PCB-31275-005

IO2
8 IN8 OUT8 9
IO2

17

2
GND
GND EDITED BY:
2

GND yili
C
GND SIZE DRAWING No.SCH-39388-002
GND GND LAST EDIT: 2010/12/15 20:27:09 REV B SHEET 17 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
)
4 2 1
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
5MP FALCON CAMERA SOCKET
r
s
t
u
v
w
x
y
z
{
|
}
~
V1_8CAM
D R1802
0r
D
VREG_CAM_ANA
C1802 C1804
R1804 1u 0u1
0r S1801
CAMERA ISP

v
VSYS CON-00485-002
U1803 10 VDIG XSHUTD 3
IOINTERFACE.CAM_SHDN_N V1_8ISP
ANA-00631-001 R1801 GND 2 VANA EXTCLK 4 CAM_MCLK
VREG_S3_1P8
B2 VIN VOUT B1 1 VCAP
0r SCL 5
IOINTERFACE.CAM_SCL R1805 R1803

ne
CAM_PWR_EN A2 VEN GND A1 C1803 C1805 IOINTERFACE.CAM_DATP1 12 DATAP SDA 6
IOINTERFACE.CAM_SDA 0r 0r
11 DATAN V1_8ISP_F
Low Noise 2.8V 200mA Linear Regulator 2u2 0u1IOINTERFACE.CAM_DATM1 TP1812sq
IOINTERFACE.CAM_CLKP 9 CLKP 0.5mm
C1801 8 CLKN GND 7 U1802 C1814 C1816
2u2 IOINTERFACE.CAM_CLKM DIG-00388-003 0u1 4u7
GND
GND GND MP1 MP1 MP7 MP7 A10 VDD1V2_1 1V2_OUT K8
MP2 MP2 MP8 MP8 C1806 C1807 E3 VDD1V2_2
GND MP3 MP3 MP9 MP9 1u 0u1 F3 VDD1V2_3 GPIO0 H9
MP4 MP4 MP10 MP10 L11 VDD1V2_4 GPIO1 G11 GND GND
MP5 MP5 MP11 MP11 F5 VDD1V8_1 GPIO2 J7 FLASH_SYNC
MP6 MP12 L6 H10

ti
MP6 MP12 VDD1V8_2 GPIO3 TP1817sq
GND J6 VDDA GPIO4 H11 0.5mm
GND GND L8 VDDE_LDO GPIO5 J8
C9 VDD_GPIO1 GPIO6 J9
GND GND F11 VDD_GPIO2 GPIO7 K11
C6 VDD_ITU1 GPIO8 B6 ISP_INT_N
V1_8ISP_F F7 VDD_ITU2 GPIO9 A6
GPIO10 J11 IOINTERFACE.CAM_SHDN_N
J5 J10

an
LDO_EN GPIO11
GPIO12 D11
C GND L9
L10
ADC_IN_0
ADC_IN_1
GPIO13
GPIO14
G9
G10 R1812 C
GPIO15 B5 4k75
ISP_HOST_MIPI_DPB L1 HCSI2DP2
ISP_HOST_MIPI_DNB K1 HCSI2DN2 SSCL E11 I2C_SCL_AUX
SSDA E10 I2C_SDA_AUX
IOINTERFACE.CAM_DATP1 G1 S0CSI2DP1 GND
IOINTERFACE.CAM_DATM1 F1 S0CSI2DN1 HCSI2DP1 J1 ISP_HOST_MIPI_DPA
Differential Pair HCSI2DN1 H1 ISP_HOST_MIPI_DNA

st
B1 S0CSI2DP2
GND C1 S0CSI2DN2 HCSI2PCLK K2 ISP_HOST_MIPI_CLKP
HCSI2NCLK L2 ISP_HOST_MIPI_CLKN
IOINTERFACE.CAM_CLKP D1 S0CSI2PCLK
IOINTERFACE.CAM_CLKM E1 S0CSI2NCLK SPI_CLK D10 ISP_SPI_CLK
Differential Pair SPI_FRAME E9 ISP_SPI_CS
G2 S1CSI2DP1
F2 S1CSI2DN1 SPI_RX F9 ISP_SPI_MOSI
SPI_TX G7 ISP_SPI_MISO
D2 S1CSI2PCLK CAM_MCLK

on
V1_8ISP_F E2 S1CSI2NCLK SYSCLK B11 CAM_MCLK
S_CLK G6
K3 NC7 C1930
J3 NC8 VCLK D9
GND VSYNC C11 33p
R1806 R1807 G3 NC9 HSYNC C10
2k2 2k2 H3 NC10
ITU7 A9
IOINTERFACE.CAM_SCL A5 MSCL ITU6 C7 GND
IOINTERFACE.CAM_SDA C5 MSDA ITU5 B8
ITU4 A8

B
K C1809
10p

GND
C1812
10p

GND
CAM_PDN_N
CAM_RST_N

V1_8ISP_F
K5
K6
K7
B4
A3
C4
A4
B3
PDN
RST
RST_DIR
TDO
TCK
TDI
TMS_DFT
TMS_OCI
ITU3
ITU2
ITU1
ITU0
VSS1
VSS2
VSSA
VSS_GPIO
VSS_ITU
B9
B7
A7
C8
E5
E7
K9
A11
E6
B
ka
F10 TESTN VSS_LDO L7
GND NC1 B2
J2 DC1 NC2 C2
B10 DC2 GND1V8_3 C3
K10 DC3 GND1V8_4 J4
D3 DC4 NC3 K4
NC4 L3
C1808 C1810 C1811 C1813 G5 NC11 NC5 L4
NC6 L5
10n 10n 10n 10n GNDA1 A1
GNDA2 A2
ev

GNDA3 H2
GND
GND
h

RESEARCH IN MOTION CONFIDENTIAL


C

HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED


295 PHILIP ST.
WATERLOO, ONTARIO CANADA
A DRAWN BY
Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
TITLE
A
R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
yili
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:09 REV B SHEET 18 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
)
4 2 1
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
SIDE KEY FLEX CONNECTOR
M
N
O
P
Q
R
R1903
S
T
U
V
W
X
1k
Y
Z
S1905
[
]
^
RES-10346-001
_
`
CON-00366-001
a
b
c
d
1 8
e
f
g
h
IOINTERFACE.VOL_UP_FLEX
i
2 1 IOINTERFACE.KEY_OUT_F(5-0)
j
2 7 D1912
k
l
m
KEYOUT(6-0)
n
IOINTERFACE.KEYOUT6_FLEX
o
4 3
p
q
3 6 DIO-00040-001
r
s
t
u
IOINTERFACE.VOL_DOWN_FLEX
v
6 5 IOINTERFACE.KEY_OUT_F(0)
w
KEYOUT(0)
x
4 5
y
1 16
z
{
IOINTERFACE.KEYIN3_FLEX
|
IN OUT
8 7 IN1 OUT1
IOINTERFACE.KEY_OUT_F(1)
}
KEYOUT(1)
~
2 15
IOINTERFACE.POWER_KEY_FLEX 10 9 IOINTERFACE.KEYIN4_FLEX KEYOUT(2) R1904 3 IN2 OUT2
IOINTERFACE.KEY_OUT_F(2)
14
MP4 MP1 KEYOUT(3) IN3 OUT3
IOINTERFACE.KEY_OUT_F(3)
1k 4 13
D MP3 MP2 KEYOUT(4)
KEYOUT(5)
1
2
8
7
5
6
IN4
IN5
IN6
x8 GND
OUT4
IOINTERFACE.KEY_OUT_F(4)
OUT5 12
IOINTERFACE.KEY_OUT_F(5)
OUT6 11
KEYBOARD/ONM CONNECTOR D
KEYOUT(6) 3 6 7 IN7 OUT7 10
GND GND
4 5 8 IN8 9
OUT8 17
KEYOUT(6) S1902
RES-10346-001 GND CON-00544-001
KEYIN(6-0) IOINTERFACE.KEY_IN_F(6) 2 1
IOINTERFACE.KEY_OUT_F(0)
MUTE/CAM KEY
R1905 D1913 4 3
1k DIO-00040-001
GND
IOINTERFACE.KEY_IN_F(5) IOINTERFACE.KEY_OUT_F(1)
6 5
KEYIN(6) RES-10346-001 IOINTERFACE.KEY_IN_F(6) IOINTERFACE.KEY_IN_F(4) IOINTERFACE.KEY_OUT_F(2)
8 7
1 8 1 16

v
KEYIN(5) 2 7 2 IN1
IN OUT
OUT1
IOINTERFACE.KEY_IN_F(5)
15 IOINTERFACE.KEY_IN_F(3) IOINTERFACE.KEY_OUT_F(3)
10 9
KEYIN(4) 3 6 3 IN2 OUT2
IOINTERFACE.KEY_IN_F(4)
14 IOINTERFACE.KEY_IN_F(2) IOINTERFACE.KEY_OUT_F(4)
12 11
PIN 2 to GND
L1906 KEYIN(3) 4 5 4 IN3 OUT3
IOINTERFACE.KEY_IN_F(3)
13 IOINTERFACE.KEY_IN_F(1) IOINTERFACE.KEY_OUT_F(5)
14 13
IOINTERFACE.KEY_IN_F(0)
RIM recommends

GND IOINTERFACE.KEYOUT6_FLEX 5 IN4


x8 OUT4
IOINTERFACE.KEY_IN_F(2)
12 16 15
2 IO2
1IO1
15n 6 IN5 GND OUT5
IOINTERFACE.KEY_IN_F(1)
11 ONM_BKL_DRV 18 17 ONM_INT_N ONM_INT_N
ONM_SHTDWN

ne
DIO-00074-001 R1906 7 IN6 OUT6
IOINTERFACE.KEY_IN_F(0)
10 KBD_BKL_DRV 20 19
D1905 1k IN7 OUT7 KBD_BKL_SINK1 22 21 I2C_SCL_AUX

DIO-00074-001
R1902 COM RES-10346-001 8 9 C1910

1
KEYOUT(6) KEYIN(2) IN8 OUT8 17 KBD_BKL_SINK2 24 23 I2C_SDA_AUX

PIN 2 to GND
RIM recommends
1 8 47p

IO1
1k KBD_BKL_SINK3 26 25 IOINTERFACE.ONM_1V8

D1902
KEYIN(1) GND
2 7 KBD_BKL_SINK4 ONM_BKL_SINK
KEYIN(0) 3 6 28 27 IOINTERFACE.ONM_2V85
KBD_BKL_SINK5

IO2
4 5 30 29 ONM_RST_N
L1907
GND
KBD_BKL_SINK6 32 31

2
PIN 2 to GND

KEYIN(3)
RIM recommends

GND IOINTERFACE.KEYIN3_FLEX 34 33
2 IO2
1IO1
15n MP1 MP2 GND GND
DIO-00074-001 KEYIN(4) MP3 MP4 ONM_SHTDWN
D1907
R1907 MUTE

ti
KEYIN(3) ONM_BKL_DRV KBD_BKL_SINK1
1k GND GND

DIO-00074-001
1
C1901 C1925 C1924

PIN 2 to GND
RIM recommends
RIM recommends

RIM recommends
C1919

IO1

IO1

IO1
PIN 2 to GND

PIN 2 to GND
D1915 D1914

D1910
PIN 2 to GND
RIM recommends
L1908 4u7 30p
25V
30p
25V 47p
GND IOINTERFACE.KEYIN4_FLEX

IO2
IO2

IO2
2 IO2
1IO1
15n

2
DIO-00074-001
D1918

an
R1909 CAM
GND GND GND GND GND
GND
GND

KEYIN(4) I2C_SCL_AUX
C 1k
KBD_BKL_DRV
C1916 C1929
KBD_BKL_SINK2
C1926
C

1
RIM recommends

RIM recommends
IO1

IO1

DIO-00074-001
PIN 2 to GND

PIN 2 to GND
4u7 30p D1924 30p D1916

1
PIN 2 to GND
RIM recommends
C1917

IO1
25V 25V

D1908
IO2

IO2
47p
POWER KEY

IO2
2
GND GND GND GND GND

KBD_BKL_SINK3

st
GND
GND
I2C_SDA_AUX
C1913

1
L1909

RIM recommends
PIN 2 to GND

IO1

PIN 2 to GND
RIM recommends

IOINTERFACE.POWER_KEY_FLEX 30p D1922

DIO-00074-001
GND

1
2 IO2
1 IO1
15n

PIN 2 to GND
RIM recommends
25V
C1915

IO1
DIO-00074-001

IO2

D1906
D1904 47p

IO2
R1901 GND GND
POWER_KEY

2
1k KBD_BKL_SINK4 GND L1904
VREG_S3_1P8

on
GND

C1914

1
RIM recommends
HIGH FREQ

IO1
FIL-10A12-001

PIN 2 to GND
30p D1923
VOLUME KEY 25V 0402

IO2

DIO-00074-001
2

1
PIN 2 to GND
RIM recommends
C1920 C1921 C1922

IO1

D1911
GND GND
PIN 2 to GND
L1910 KBD_BKL_SINK5 47p 0u1 4u7
0201 0402
RIM recommends

IOINTERFACE.VOL_UP_FLEX

IO2
GND
2 1 IO2 IO1
15n

2
C1911

1
DIO-00074-001

RIM recommends
IO1

PIN 2 to GND
D1919 D1917
R1910
K 30p
25V
GND
GND GND GND

ONM_BKL_SINK

IO2
VOL_UP

2
1k

DIO-00074-001
1
GND GND

PIN 2 to GND
RIM recommends
C1918

IO1
KBD_BKL_SINK6

D1909
B L1911 C1912
47p
B

IO2
PIN 2 to GND

RIM recommends
RIM recommends

GND IOINTERFACE.VOL_DOWN_FLEX

IO1

PIN 2 to GND
15n 30p D1921

2
2 1 IO2 IO1
ka
DIO-00074-001 25V

IO2
D1920 L1902
VREG_MSM_SD

2
GND GND

GND GND HIGH FREQ


R1911 FIL-10A12-001

DIO-00074-001
VOL_DOWN C1909 C1908 C1906 0402

1
PIN 2 to GND
RIM recommends
1k 47p 0u1 1u

IO1

D1903
DAUGHTER BOARD CONNECTORS
0201 0402

IO2
2
GND GND
ev

GND
GND GND
GND

ONM_RST_N
AUDIO HEADSET JACK CONNECTION S1904 47p 47p

DIO-00074-001
CON-00459-001 C1907

1
C1927 C1928

RIM recommends
47p

IO1
uSD_D(3-0)

PIN 2 to GND
D1901
uSD_D(0) 2 1
S1906 uSD_D(1) 4 3 AUX_MIC_P_FLEX

IO2
CON-00538-001 uSD_D(2) 6 5 AUX_MIC_N_FLEX
8 7

2
2 1 uSD_D(3)
h

AJ_HPH_L 4 3 AJ_TIP_DET_N 10 9 SD_DETECT_N


6 5 12 11 GND GND

AJ_HPH_R 8 7 uSD_CMD 14 13 L1905 VSYS

10 9 AJ_MIC_N 16 15 10n
12 11 AJ_MIC_P uSD_CLK 18 17
20 19 C1923 RESEARCH IN MOTION CONFIDENTIAL
13
C

MP2 MP1 V2_85uSD 22 21 47p


VIB_DRV_N 24 23 HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
MP4 MP3 26 25 295 PHILIP ST.
28 27 WATERLOO, ONTARIO CANADA
30 29 CAM_FLASH
A DRAWN BY
A
GND

C1903 MP1 MP3 Thanh Hua PHONE (519) 888-7465, FAX (519) 888-6906
GND GND
C1905
30p 0u1 MP2 MP4 TITLE
0201 0201 R&D CHECK
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
GND GND
GND GND
EDITED BY:
@autho
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 14:00:21 REV B SHEET 19 of 20
Zuken CR-5000 System Designer

4 3 2 1
!
"
#
$
%
&
'
(
4 1
)
2
*
3
+
,
-
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
C2016
|
}
~
10p
D 0201
25V D

K
A
C2012 D2002
D2007 DIO-00105-001
VREG_NFC_IOH DIO-00114-001 2u2

v
GND GND

C2008
0u1

ne
C2015
R2005 330p
200k should be placed
VSYS GND
close to U2001

C2023 C2005 C2010


4u7 4u7 100p

ti
GND GND GND

C2011
0u47 C2018 J2001
C2002 C2004 C2006 C2009 0402

an
U2001 NFC_SIM.NFC_ANT1 L2001 68p Circle 1.0mm
1u 100p 0u1 100p
C 0402
6.3V 14 REF_IOH
ANA-01070-005
POWER_OUT 32 GND
220n
C2014 C2020 C2021
C
V_SIM 20 2

DIO-00106-001
30 VBAT POUT_AUX 560p 100p 68p
GND GND GND GND
VDDA

1
24 21

PIN 2 to GND
RIM recommends

D2006
31 VDDE ANT1 23
26 POWER_IN ANT2 29
AC1 REC

2
C2001 C2003 25 AC2 [SIGIO] SIGIN 5 NC C2024

st
7 OSC1/32K EVENT 11 NC GND
J2002
0u1 100p OUTPUT8 OSC_OUT RST 3 NC 0u1 GND Circle 1.0mm
[SIGCLK] SIGOUT 4 NC
10 SS
12 RESET_WAKEUP SWP 1 GND
GND GND
15 13 GND
GND
17 MOSI_SDA IRQ_OUT 16 BIDIRECT NFC_INT
RX_SCLK_SCL TX_SISO_MISO
NC 9 RFU1 GNDD1 6

on
NC 18 RFU2 GNDD2 19
SYS_32K_CLK NC 27 RFU3 GNDA 28
GNDE 22
NFC_RST GND_PAD 33

R2001 C2007 VREG_NFC_IOH GND

47k 0u1

R2004

B
I2C_SDA_AUX

I2C_SCL_AUX
GND

D2004
DIO-00092-001
K A
1 2
GND 2k1
R2006
0r
R2007
0r
K Trace length should be
less than 10 cm

GND
R018 NFC Can M2 NiAg
SH2001
HDW-38949-002

B
ka
V_SIM
TP2001
Circle 1.0mm
R2003 TP2002
0r Circle 1.0mm
TP2003
Circle 1.0mm
ev

TP2004
Circle 1.0mm TP2005
Circle 1.0mm
R2002 FL2001 TP2006
Circle 1.0mm
4k75 FIL-00245-001
VCC 5
S2001
SIM_RST_N 6 RST_OUT RST_IN 3 CON-00471-003
SIM_CLK 7 CLK_OUT CLK_IN 2 2 RST MP1 MP1
SIM_DATA_IO 8 DATA_OUT DATA_IN 1 7 IO MP2 MP2
3 CLK MP3 MP3
h

9 GND NC 4 NC MP4 MP4


1 VCC
6 VPP GND 5
GND
NC1 4
MH1 MH1 NC2 8 RESEARCH IN MOTION CONFIDENTIAL
IO1

MH2 MH2
C

C2013 MH3 MH3 MH7 MH7 HIERARCHICAL BLOCK COPYRIGHT 2010 RESEARCH IN MOTION LIMITED
D2001 MH4 MH4 MH8 MH8 295 PHILIP ST.
0u1 DIO-00131-001 MH5 MH5 MH9 MH9 WATERLOO, ONTARIO CANADA
Should be placed MH6 MH6 MH10 MH10
A A
IO2

close to S2001 DRAWN BY PHONE (519) 888-7465, FAX (519) 888-6906


Thanh Hua
2

TITLE
GND GND GND
R&D CHECK
GND
Thanh Hua R005 B125/6 w 768-MB DDR
MFG CHECKThanh Hua
Uses PCB-31275-005
EDITED BY:
thua
C
SIZE DRAWING No.SCH-39388-002
LAST EDIT: 2010/12/15 20:27:08 REV B SHEET 20 of 20
Zuken CR-5000 System Designer

4 3 2 1

You might also like