You are on page 1of 3

DESIGN OF BIASING CIRCUIT FOR BJT

AIM:
To design and verify a Self Bias circuit for a given operating point.

APPARATUS:

S.No. Name Range / Value Quantity


1. Dual Regulated D.C Power 0–30 Volts 1
1. supply
2. Digital Ammeter ( 0 – 10mA) 1

3. Digital voltmeter (0-20V) 1

4. Transistor BC107 1

5. Resistor - 4
3.
6. Bread Board - 1
4.
7. Connecting wires - 1
5.

Description
Transistor Biasing is the process of setting a transistors DC operating voltage or
current conditions to the correct level so that any AC input signal can be amplified
correctly by the transistor. The point which is obtained from the values of the
IC (collector current) or VCE (collector-emitter voltage) when no signal is given to the
input is known as the operating point or Q-point in a transistor. It is called operating
point because variations of IC (collector current) and VCE (collector-emitter
voltage) takes place around this point when no signal is applied to the input.The
commonly used methods of transistor biasing are Base Resistor method, Collector to
Base bias, Biasing with Collector feedback resistor, Voltage-divider bias (self bias).
The common emitter transistor is biased using a voltage divider network to increase
stability. The name of this biasing configuration comes from the fact that the two
resistors RB1 and RB2 form a voltage or potential divider network across the supply
with their center point junction connected to the transistors base terminal. This
voltage divider biasing configuration is the most widely used transistor biasing
method, as the emitter diode of the transistor is forward biased by the voltage
dropped across resistor RB2. Also, voltage divider network biasing makes the
transistor circuit independent of changes in beta as the voltages at the transistors
base, emitter, and collector are dependent on external circuit values.

DESIGN PROCEDURE:

Given β =66 , ICQ =1.73mA, VCEQ=7.35 V, Vcc = 16 V, Rc = 3K, S =7.5.

We know, IC=β.IB

Apply KVL, VCC = ICRC +VCE+(1+β)IBRE


Find RE value
Using, S= (1+β) / (1+β.RE / (RE + RB))
Find RB value
Apply KVL, VB = IBRB+ VBE + (1+β)IBRE
Find VB value
Using RB = R1R2 / (R1+R2) and
VB = VCC .R2 / (R1+R2)
Find R1&R2

Tabular column
Parameter Theoretical value Practical value
VCE
IC
Modal graph

PROCEDURE:
1. Calculate the values of R1, R2, RE, according to the given specifications and
design equations.
2. Connect the circuit as shown in the circuit diagram with the designed values.
3. Apply voltage VCC, measure the values of IC, VCE.
4. Plot DC load line with the help of IC and VCE value.

Result
The self bias circuit is designed and verified.

You might also like