You are on page 1of 84

5 4 3 2 1

VA70 BLOCK DIAGRAM POWER VGA POWER


CPU VCORE GPU VCORE
PAGE 80 PAGE 80

DDR3 1333/1600 MHz DDR-III SYSTEM, +3V, +5V +1.05VS_VGA


CPU channel A SO-DIMM*2 PAGE 81

PAGE 16
D
+VCCP & +VCCP_VT +1.5VS_VGA D
PAGE 82
Sandy Bridge DDR3 1333/1600 MHz
dGPU Ivy Bridge DDR-III DDR & VTT +3VS_VGA
PCIE X 16 channel B SO-DIMM*2 PAGE 83

N13P GS/GL/GT PAGE 17


2.5V & 1.5VS &1.1VS +12VS_VGA
PAGE 84
PAGE 3-10
PAGE 70~79 USB2.0
Camera SMART CHARGER LOAD SWITCH
FDI x 4 DMI x 4 PAGE 88 PAGE 91

POWER DETECT POWER PROTECT


HDMI PAGE 90 PAGE 92
PAGE 39 USB2.0
USB PORT9
LOAD SWITCH
CRT PAGE 91
PAGE 38
USB2.0 POWER PROTECT
LVDS/eDP USB PORT3 PAGE 92
PAGE 37
PCH PAGE 58

Head Phone Cougar Point USB2.0 Power Rails


Azalia Codec Azalia USB20 PORT1
(Combo Jack) Panther Point Sleep State RTC VA VSUS V VS
RTK/ALC271 (VB6) USB3.0 USB30 PORT2
S0 ON ON ON ON ON
C MIC C
PAGE 58
PAGE 41 42
HM77 USB2.0
USB20 PORT0
S3

S4
ON

ON
ON

ON
ON

ON
ON

OFF
OFF

OFF

K/B USB3.0 USB30 PORT1 S5/ AC ON ON ON OFF OFF


PAGE 48
PAGE 61 S5/ DC ON ON OFF OFF OFF
EC PAGE 30 LPC
T/P
PAGE 48 PCIE *1
HSPI MiniCard
FAN
IT8518E WLAN/WMAX PCIe Port
PAGE 49 PAGE 13-19 USB2.0 PCIE_P1 CARDREADER
BT combo
PAGE 55 PCIE_P2 Mini CARD (WLAN)
PCIE_P3 mSATA
USB30 IC FL1009 PCIE_P4 USB30
SPI ROM
SATA

PAGE 51 PCIE_P5
PCIE *1
4MB (BIOS/EC) PCIE_P6 LAN
PAGE 30
PCIE *1 Giga LAN
SPI AR8151/AR8152 RJ45 USB20 PORT
SPI ROM USB P00 External MB
PAGE 33 PAGE 34
2MB (ME) USB P01 External MB
PAGE 28 PCIE *1
Card Reader USB P02
B
RTS5209 USB P03 External DB
B

PAGE 40
SATA HDD USB P04
PAGE 60 USB P05 BT
PCIE *1
USB P08 Camera
mSATA/SSD
SATA HDD SATA 3.0 USB P09 External DB
PAGE 60 USB P10
PAGE 53
USB P11 SSD
SATA ODD USB P12
PAGE 60 USB P13

SATA PORT
PWR BOARD SATA P0 HDD 1
IO BOARD TP BT BOARD SATA P1 HDD 2
SATA P2 ODD 3
POWER Button
SATA P3 mSATA
USB PORT3
HP_OUT SATA P4
Touch PAD Button POWER LED SATA P5
A USB PORT9 A
MIC IN
LID SW
LID SW

Title : BLOCK DIAGRAM


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 1 of 77
5 4 3 2 1
5 4 3 2 1

BOM optional Remark


N/A For 上上
/ABCT For ABCT ,上上
For no iAMT,上上
D D
/niAMT
/HOME For 上上
/HR For Huron River,上上
/Non_HSPI For ROM SETTING ,上上
Entry For 上上
Main For 上上
/USB20 For USB 2.0 ,上上

/HSPI For 不上上


C /HDMI For HDMI用,不上上 C

/TP1_AUD For power control,不上上


/TP1_BT For power control,不上上
/TP1_CAMERA For power control,不上上
/TP1_CR For power control,不上上
/TP1_LAN For power control,不上上
/TP1_ODD For power control,不上上
/TP1_WLAN For power control,不上上
/THERM For Palm Rest溫溫,不上上
For USB 3.0 ,不上上
B B
/usb30
/ZPODD For ODD battery saving使用Mount R5108,不上上
@ For 不上上
@/MP For debug port, MP不上上

/BT270 視keypat list而而


/COMBO_BT 視keypat list而而
/SATA+ For Sata Repeater, SR先上上

A A
Title : System Setting
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
A BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 2 of 94
5 4 3 2 1
5 4 3 2 1

+VCCP +VCCP 4,6,7,25,26,27,37,47,63,82

+VCCP
U0301A
PEG Compensation
J22 PEG_COMP R0301 1 1% 2 24.9Ohm
PEG_ICOMPI
J21
PEG_ICOMPO
22 DMI_TXN0 B27 H22
DMI_RX#[0] PEG_RCOMPO
22 DMI_TXN1 B25
DMI_RX#[1]
22 DMI_TXN2 A25 PCIENB_RXN[15:0] 70 Enable PCIE Lane Reversal
DMI_RX#[2] PCIENB_RXN15
22 DMI_TXN3 B24 K33
DMI_RX#[3] PEG_RX#[0]
PEG_RX#[1]
M35 PCIENB_RXN14 Need to PD CFG[2]
22 DMI_TXP0 B28 L34 PCIENB_RXN13
D DMI_RX[0] PEG_RX#[2] PCIENB_RXN12 D
22 DMI_TXP1 B26 J35
DMI_RX[1] PEG_RX#[3]

DMI
22 DMI_TXP2 A24 J32 PCIENB_RXN11
DMI_RX[2] PEG_RX#[4] PCIENB_RXN10
22 DMI_TXP3 B23 H34
DMI_RX[3] PEG_RX#[5] PCIENB_RXN9
H31
PEG_RX#[6] PCIENB_RXN8
22 DMI_RXN0 G21 G33
DMI_TX#[0] PEG_RX#[7] PCIENB_RXN7
22 DMI_RXN1 E22 G30
DMI_TX#[1] PEG_RX#[8] PCIENB_RXN6
22 DMI_RXN2 F21 F35
DMI_TX#[2] PEG_RX#[9] PCIENB_RXN5
22 DMI_RXN3 D21 E34
DMI_TX#[3] PEG_RX#[10] PCIENB_RXN4
E32
PEG_RX#[11] PCIENB_RXN3
22 DMI_RXP0 G22 D33
DMI_TX[0] PEG_RX#[12] PCIENB_RXN2
22 DMI_RXP1 D22 D31
DMI_TX[1] PEG_RX#[13] PCIENB_RXN1
F20 B33

PCI EXPRESS* - GRAPHICS


22 DMI_RXP2 DMI_TX[2] PEG_RX#[14]
22 DMI_RXP3 C21 C32 PCIENB_RXN0
DMI_TX[3] PEG_RX#[15]
PCIENB_RXP[15:0] 70
J33 PCIENB_RXP15
PEG_RX[0] PCIENB_RXP14
L35
PEG_RX[1] PCIENB_RXP13
22 FDI_TXN[7:0] K34
FDI_TXN0 PEG_RX[2] PCIENB_RXP12
A21 H35
FDI_TXN1 FDI0_TX#[0] PEG_RX[3] PCIENB_RXP11
H19 H32
FDI_TXN2 FDI0_TX#[1] PEG_RX[4] PCIENB_RXP10
E19 G34
FDI_TXN3 FDI0_TX#[2] PEG_RX[5] PCIENB_RXP9

Intel(R) FDI
F18 G31
FDI_TXN4 FDI0_TX#[3] PEG_RX[6] PCIENB_RXP8
B21 F33
FDI_TXN5 FDI1_TX#[0] PEG_RX[7] PCIENB_RXP7
C20 F30
FDI_TXN6 FDI1_TX#[1] PEG_RX[8] PCIENB_RXP6
D18 E35
FDI_TXN7 FDI1_TX#[2] PEG_RX[9] PCIENB_RXP5
E17 E33
FDI1_TX#[3] PEG_RX[10] PCIENB_RXP4
F32
PEG_RX[11] PCIENB_RXP3
22 FDI_TXP[7:0] D34
FDI_TXP0 PEG_RX[12] PCIENB_RXP2
A22 E31
FDI_TXP1 FDI0_TX[0] PEG_RX[13] PCIENB_RXP1
G19 C33
FDI_TXP2 FDI0_TX[1] PEG_RX[14] PCIENB_RXP0
E20 B32 PCIEG_RXN[15:0] 70
FDI_TXP3 FDI0_TX[2] PEG_RX[15]
G18
FDI_TXP4 FDI0_TX[3] PCIENB_TXN0 CX0301 0.22UF/10V /DGPU PCIEG_RXN15
B20 M29 2 1
FDI_TXP5 FDI1_TX[0] PEG_TX#[0] PCIENB_TXN1 CX0302 0.22UF/10V /DGPU PCIEG_RXN14
C19 M32 2 1
FDI_TXP6 FDI1_TX[1] PEG_TX#[1] PCIENB_TXN2 CX0303 0.22UF/10V /DGPU PCIEG_RXN13
D19 M31 2 1
FDI_TXP7 FDI1_TX[2] PEG_TX#[2] PCIENB_TXN3 CX0304 0.22UF/10V /DGPU PCIEG_RXN12
F17 L32 2 1
FDI1_TX[3] PEG_TX#[3] PCIENB_TXN4 CX0305 0.22UF/10V /DGPU PCIEG_RXN11
L29 2 1
PEG_TX#[4] PCIENB_TXN5 CX0306 0.22UF/10V /DGPU PCIEG_RXN10
22 FDI_FSYNC0 J18 K31 2 1
FDI0_FSYNC PEG_TX#[5] PCIENB_TXN6 CX0307 0.22UF/10V /DGPU PCIEG_RXN9
C 22 FDI_FSYNC1 J17 K28 2 1 C
FDI1_FSYNC PEG_TX#[6] PCIENB_TXN7 CX0308 0.22UF/10V /DGPU PCIEG_RXN8
J30 2 1
PEG_TX#[7] PCIENB_TXN8 CX0309 0.22UF/10V /DGPU PCIEG_RXN7
22 FDI_INT H20 J28 2 1
FDI_INT PEG_TX#[8] PCIENB_TXN9 CX0310 0.22UF/10V /DGPU PCIEG_RXN6
H29 2 1
PEG_TX#[9] PCIENB_TXN10 CX0311 0.22UF/10V /DGPU PCIEG_RXN5
22 FDI_LSYNC0 J19 G27 2 1
FDI0_LSYNC PEG_TX#[10] PCIENB_TXN11 CX0312 0.22UF/10V /DGPU PCIEG_RXN4
22 FDI_LSYNC1 H17 E29 2 1
FDI1_LSYNC PEG_TX#[11] PCIENB_TXN12 CX0313 0.22UF/10V /DGPU PCIEG_RXN3
F27 2 1
PEG_TX#[12] PCIENB_TXN13 CX0314 0.22UF/10V /DGPU PCIEG_RXN2
D28 2 1
+VCCP PEG_TX#[13] PCIENB_TXN14 CX0315 0.22UF/10V /DGPU PCIEG_RXN1
F26 2 1
PEG_TX#[14] PCIENB_TXN15 CX0316 0.22UF/10V /DGPU PCIEG_RXN0
DP Compensation PEG_TX#[15]
E25 2 1
24.9Ohm 2 1% 1 R0302 DP_COMP A18 PCIEG_RXP[15:0] 70
eDP_COMPIO PCIENB_TXP0 CX0317 0.22UF/10V /DGPU PCIEG_RXP15
A17 M28 2 1
eDP_ICOMPO PEG_TX[0] PCIENB_TXP1 CX0318 0.22UF/10V /DGPU PCIEG_RXP14
37 DP_HPD#_PCH B16 M33 2 1
eDP_HPD PEG_TX[1] PCIENB_TXP2 CX0319 0.22UF/10V /DGPU PCIEG_RXP13
M30 2 1
PEG_TX[2] PCIENB_TXP3 CX0320 0.22UF/10V /DGPU PCIEG_RXP12
L31 2 1
PEG_TX[3] PCIENB_TXP4 CX0321 0.22UF/10V /DGPU PCIEG_RXP11
37 DP_AUXP_PCH C15 L28 2 1
eDP_AUX PEG_TX[4] PCIENB_TXP5 CX0322 0.22UF/10V /DGPU PCIEG_RXP10
37 DP_AUXN_PCH D15 K30 2 1
eDP_AUX# PEG_TX[5]
eDP

K27 PCIENB_TXP6 CX0323 2 1 0.22UF/10V /DGPU PCIEG_RXP9


PEG_TX[6] PCIENB_TXP7 CX0324 0.22UF/10V /DGPU PCIEG_RXP8
J29 2 1
PEG_TX[7] PCIENB_TXP8 CX0325 0.22UF/10V /DGPU PCIEG_RXP7
37 DP_TXP0_PCH C17 J27 2 1
eDP_TX[0] PEG_TX[8] PCIENB_TXP9 CX0326 0.22UF/10V /DGPU PCIEG_RXP6
37 DP_TXP1_PCH F16 H28 2 1
T0301 DP_TXP2_PCH eDP_TX[1] PEG_TX[9] PCIENB_TXP10 CX0327 0.22UF/10V /DGPU PCIEG_RXP5
1 C16 G28 2 1
T0302 DP_TXP3_PCH eDP_TX[2] PEG_TX[10] PCIENB_TXP11 CX0328 0.22UF/10V /DGPU PCIEG_RXP4
1 G15 E28 2 1
eDP_TX[3] PEG_TX[11] PCIENB_TXP12 CX0329 0.22UF/10V /DGPU PCIEG_RXP3
F28 2 1
PEG_TX[12] PCIENB_TXP13 CX0330 0.22UF/10V /DGPU PCIEG_RXP2
37 DP_TXN0_PCH C18 D27 2 1
eDP_TX#[0] PEG_TX[13] PCIENB_TXP14 CX0331 0.22UF/10V /DGPU PCIEG_RXP1
37 DP_TXN1_PCH E16 E26 2 1
T0303 DP_TXN2_PCH eDP_TX#[1] PEG_TX[14] PCIENB_TXP15 CX0332 0.22UF/10V /DGPU PCIEG_RXP0
1 D16 D25 2 1
T0304 DP_TXN3_PCH eDP_TX#[2] PEG_TX[15]
1 F15
eDP_TX#[3]

SOCKET989
12V013ISM000 If Support PCIE Gen3, change AC Cap to 0.22uF
1201-006D000 - 988B for Huron River

B B

A A

Title : CPU(1)_DMI,PEG,FDI,CLK,MISC
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 3 of 94
5 4 3 2 1
5 4 3 2 1

Select the termination voltage of DMI and FDI Tx/Rx (PCH Strap) U0301B
+1.5V_VCCDDQ +1.5V_VCCDDQ 7
H_SNB_IVB# connected to DF_TVS via 1Kohm
DF_TVS needs PU via 2.2Kohm to +1.8VS CLK_EXP_P_R SP0404 1
+3VS +3VS 16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
A28 2 R0402 CLK_EXP_P 21

MISC
BCLK

CLOCKS
C26 A27 CLK_EXP_N_R SP0405 1 2 R0402 +3VSUS
25 H_SNB_IVB# SNB_IVB# BCLK# CLK_EXP_N 21 +3VSUS 22,24,27,28,30,33,65,81,85,92
1 2 +VCCP +VCCP 3,6,7,25,26,27,37,47,63,82
T0401 1 TP_SKTOCC#_R AN34 R0431 1KOhm
SKTOCC# CLK_DP_P_R RN0401B
A16 @ 3 0Ohm 4 CLK_DP_P 21 +3V +3V 24,37,51,63,65,91
DPLL_REF_SSCLK CLK_DP_N_R RN0401A
A15 1 0Ohm 2 CLK_DP_N 21
DPLL_REF_SSCLK#
R0430 1KOhm
T0402 1 TP_CATERR#_R AL33 1 2 +VCCP
CATERR#
do not remove because POWER removed thier PU R. Joyoung0613

THERMAL
DDR3 DRAM Reset. @
25 H_PECI AN33 R8 CPUDRAMRST# 5
D PECI SM_DRAMRST# D

DDR3
MISC
+VCCP 62Ohm 2 1 R0404
R0403 System Memory Impedance Compensation
H_PROCHOT# 2 1 H_PROCHOT#_D AL32 AK1 SM_RCOMP_0 R0418 1 1% 2 140Ohm Huron River platform Design Guide 436735 P.88 Table 37.
PROCHOT# SM_RCOMP[0] SM_RCOMP_1 R0419 1 1%
A5 2 25.5Ohm Eric Fang to Alan Chien 11/15/2010
56Ohm SM_RCOMP[1] SM_RCOMP_2 R0420 1 1%
A4 2 200Ohm
SM_RCOMP[2]
R1.0 1229 Huron River platform Design Guide Update 440484
2 1 H_THRMTRIP#_R AN32 SM_RCOMP_1 use 26ohm 1%
25,47 H_THRMTRIP# THERMTRIP#
R0402 SP0401

R1.0 PU/PD for JTAG signals


AP29 XDP_PRDY# 1 T0403
PRDY# XDP_PREQ# T0404
AP27 1
PREQ#
AR26 XDP_TCK 1 T0405
TCK

PWR MANAGEMENT
XDP_TMS T0406

JTAG & BPM


AR27 1
H_PM_SYNC_R TMS XDP_TRST# T0407 +VCCP
22 H_PM_SYNC 2 1 AM34 AP30 1
R0402 SP0402 PM_SYNC TRST#
2 1 AR28 XDP_TDI_R 1 T0408
10KOhm R0408 TDI XDP_TDO_R T0409
AP26 1
H_CPUPWRGD_R TDO XDP_TMS R0401
25 H_CPUPWRGD 2 1 AP33 1 2 51Ohm
R0402 SP0403 UNCOREPWRGOOD
XDP_TDI_R R0402 1 2 51Ohm
AL35 H_DBR#_R 1 T0410
VDDPWRGOOD_R DBR# XDP_TDO_R R0410 @
22 PM_DRAM_PWRGD 2 1 V8 1 2 51Ohm
130Ohm R0409 SM_DRAMPWROK
AT28 XDP_BPM0_R 1 T0411
BPM#[0] XDP_BPM1_R T0412 XDP_PREQ# R0406 @
AR29 1 1 2 51Ohm
BPM#[1] XDP_BPM2_R T0413
AR30 1
BUF_CPU_RST# BPM#[2] XDP_BPM3_R T0414
AR33 AT30 1
RESET# BPM#[3] XDP_BPM4_R T0415 XDP_TCK R0407
AP32 1 1 2 51Ohm
BPM#[4] XDP_BPM5_R T0416
AR31 1
BPM#[5] XDP_BPM6_R T0417 XDP_TRST# R0405
AT31 1 1 2 51Ohm
BPM#[6] XDP_BPM7_R T0418
AR32 1
BPM#[7]

C C

SOCKET989
12V013ISM000
If don't support S3 power reduction
PM_SYS_PWRGD is the power good for +1.5V_VCCDDQ 1. Unmount R0450, R0452, U0404, R0453, Q0403, C0404, R0455, R0454, C0405
2. Change R0449 to 200ohm from 1kohm, change R0409 to 130ohm from 0ohm - Design Guide 1.0 page 106

+1.5V_VCCDDQ 3. Unmount Q0501, C0501, R0506, R0504, R0507


+3VSUS +3V
4. Mount R0501, change r0508 to 0ohm from 1kohm

5 Unmount Q0701, R0703, R0705, Q0702


1
1

R0453 6. Mount R0702 and short JP0701


R0449 U0404 10KOhm
200Ohm 5 VCC A 1 7. Unmount R2232, R2231, Q2203
@
1%
2

1.57 Volt B 2 +1.5V_VCCDDQ


2

PM_DRAM_PWRGD 2 1 2 1 4 Q0403
GND 3 3
R0402 SP0406 Y PMBS3904 R0454 1%
R0452 Vcc=1.65~5.5 C @ 24.3KOhm
1

1.1KOhm @ B 1 1 2
1

R1.1 change to short pin 0726


R0450 @ @
1

1KOhm C0405 E
1%
1

@ 0.22UF/10V 2 R0455
2

1% @ C0404 47KOhm
2

0.22UF/10V @
2

@ 1%
2

Power good for +1.5V_VCCDDQ (delay > 100ns)

Reserve S3 power reduction schematic


B B

+VCCP
1

R0413
75Ohm
@ U0402 +3VS @
@ R0486 1 @ 2 0Ohm
80 VR_HOT#
2

1 NC VCC 5 1 2
2 A C0402 0.1UF/16V
24 PLT_RST#
3 GND Y 4 BUFO_CPU_RST# 1 2 BUF_CPU_RST#
R0414 @ 43Ohm
1

Vcc=1.65~5.5
R0415
0Ohm H_PROCHOT#
@
Check Frank remove or not??
2

R1.0 0224
2
R0416 1 2 1.5KOhm Intel Comments C0401 D
3
47PF/50V Q0401
1

R1.0 0119 @ 2N7002


1

1 THRO_CPU
Sandy Bridge:R0417 = 750 ohm (10V220000093) THRO_CPU 30
R0417 G
S 2
750Ohm Ivy Bridge:R0417 = 680 ohm (10V240000041)
1%
2

A A

Frank
0506 EVERST check

Title : CPU(1)_DMI,PEG,FDI,CLK,MISC
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 4 of 94
5 4 3 2 1
5 4 3 2 1

+1.5V +1.5V 7,16,51,63,83

U0301C U0301D

16 M_A_DQ[63:0] AB6 M_A_DIM0_CLK_DDR0 16 17 M_B_DQ[63:0] AE2 M_B_DIM0_CLK_DDR0 17


SA_CLK[0] SB_CLK[0]
AA6 M_A_DIM0_CLK_DDR#0 16 AD2 M_B_DIM0_CLK_DDR#0 17
M_A_DQ0 SA_CLK#[0] M_B_DQ0 SB_CLK#[0]
C5 V9 M_A_DIM0_CKE0 16 C9 R9 M_B_DIM0_CKE0 17
M_A_DQ1 SA_DQ[0] SA_CKE[0] M_B_DQ1 SB_DQ[0] SB_CKE[0]
D5 A7
M_A_DQ2 SA_DQ[1] M_B_DQ2 SB_DQ[1]
D3 D10
M_A_DQ3 SA_DQ[2] M_B_DQ3 SB_DQ[2]
D2 C8
M_A_DQ4 SA_DQ[3] M_B_DQ4 SB_DQ[3]
D6 AA5 M_A_DIM0_CLK_DDR1 16 A9 AE1 M_B_DIM0_CLK_DDR1 17
D
M_A_DQ5 SA_DQ[4] SA_CLK[1] M_B_DQ5 SB_DQ[4] SB_CLK[1] D
C6 AB5 M_A_DIM0_CLK_DDR#1 16 A8 AD1 M_B_DIM0_CLK_DDR#1 17
M_A_DQ6 SA_DQ[5] SA_CLK#[1] M_B_DQ6 SB_DQ[5] SB_CLK#[1]
C2 V10 M_A_DIM0_CKE1 16 D9 R10 M_B_DIM0_CKE1 17
M_A_DQ7 SA_DQ[6] SA_CKE[1] M_B_DQ7 SB_DQ[6] SB_CKE[1]
C3 D8
M_A_DQ8 SA_DQ[7] M_B_DQ8 SB_DQ[7]
F10 G4
M_A_DQ9 SA_DQ[8] M_B_DQ9 SB_DQ[8]
F8 F4
M_A_DQ10 SA_DQ[9] M_B_DQ10 SB_DQ[9]
G10 AB4 M_A_DIM0_CLK_DDR2 16 F1 AB2 M_B_DIM0_CLK_DDR2 17
M_A_DQ11 SA_DQ[10] SA_CLK[2] M_B_DQ11 SB_DQ[10] SB_CLK[2]
G9 AA4 M_A_DIM0_CLK_DDR#2 16 G1 AA2 M_B_DIM0_CLK_DDR#2 17
M_A_DQ12 SA_DQ[11] SA_CLK#[2] M_B_DQ12 SB_DQ[11] SB_CLK#[2]
F9 W9 M_A_DIM0_CKE2 16 G5 T9 M_B_DIM0_CKE2 17
M_A_DQ13 SA_DQ[12] SA_CKE[2] M_B_DQ13 SB_DQ[12] SB_CKE[2]
F7 F5
M_A_DQ14 SA_DQ[13] M_B_DQ14 SB_DQ[13]
G8 F2
M_A_DQ15 SA_DQ[14] M_B_DQ15 SB_DQ[14]
G7 G2
M_A_DQ16 SA_DQ[15] M_B_DQ16 SB_DQ[15]
K4 AB3 M_A_DIM0_CLK_DDR3 16 J7 AA1 M_B_DIM0_CLK_DDR3 17
M_A_DQ17 SA_DQ[16] SA_CLK[3] M_B_DQ17 SB_DQ[16] SB_CLK[3]
K5 AA3 M_A_DIM0_CLK_DDR#3 16 J8 AB1 M_B_DIM0_CLK_DDR#3 17
M_A_DQ18 SA_DQ[17] SA_CLK#[3] M_B_DQ18 SB_DQ[17] SB_CLK#[3]
K1 W10 M_A_DIM0_CKE3 16 K10 T10 M_B_DIM0_CKE3 17
M_A_DQ19 SA_DQ[18] SA_CKE[3] M_B_DQ19 SB_DQ[18] SB_CKE[3]
J1 K9
M_A_DQ20 SA_DQ[19] M_B_DQ20 SB_DQ[19]
J5 J9
M_A_DQ21 SA_DQ[20] M_B_DQ21 SB_DQ[20]
J4 J10
M_A_DQ22 SA_DQ[21] M_B_DQ22 SB_DQ[21]
J2 AK3 M_A_DIM0_CS#0 16 K8 AD3 M_B_DIM0_CS#0 17
M_A_DQ23 SA_DQ[22] SA_CS#[0] M_B_DQ23 SB_DQ[22] SB_CS#[0]
K2 AL3 M_A_DIM0_CS#1 16 K7 AE3 M_B_DIM0_CS#1 17
M_A_DQ24 SA_DQ[23] SA_CS#[1] M_B_DQ24 SB_DQ[23] SB_CS#[1]
M8 AG1 M_A_DIM0_CS#2 16 M5 AD6 M_B_DIM0_CS#2 17
M_A_DQ25 SA_DQ[24] SA_CS#[2] M_B_DQ25 SB_DQ[24] SB_CS#[2]
N10 AH1 M_A_DIM0_CS#3 16 N4 AE6 M_B_DIM0_CS#3 17
M_A_DQ26 SA_DQ[25] SA_CS#[3] M_B_DQ26 SB_DQ[25] SB_CS#[3]
N8 N2
M_A_DQ27 SA_DQ[26] M_B_DQ27 SB_DQ[26]
N7 N1
M_A_DQ28 SA_DQ[27] M_B_DQ28 SB_DQ[27]
M10 M4
M_A_DQ29 SA_DQ[28] M_B_DQ29 SB_DQ[28]
M9 AH3 M_A_DIM0_ODT0 16 N5 AE4 M_B_DIM0_ODT0 17
M_A_DQ30 SA_DQ[29] SA_ODT[0] M_B_DQ30 SB_DQ[29] SB_ODT[0]

DDR SYSTEM MEMORY B


N9 AG3 M_A_DIM0_ODT1 16 M2 AD4 M_B_DIM0_ODT1 17
DDR SYSTEM MEMORY A

M_A_DQ31 SA_DQ[30] SA_ODT[1] M_B_DQ31 SB_DQ[30] SB_ODT[1]


M7 AG2 M_A_DIM0_ODT2 16 M1 AD5 M_B_DIM0_ODT2 17
M_A_DQ32 SA_DQ[31] SA_ODT[2] M_B_DQ32 SB_DQ[31] SB_ODT[2]
AG6 AH2 M_A_DIM0_ODT3 16 AM5 AE5 M_B_DIM0_ODT3 17
M_A_DQ33 SA_DQ[32] SA_ODT[3] M_B_DQ33 SB_DQ[32] SB_ODT[3]
AG5 AM6
M_A_DQ34 SA_DQ[33] M_B_DQ34 SB_DQ[33]
AK6 AR3
M_A_DQ35 SA_DQ[34] M_B_DQ35 SB_DQ[34]
AK5 AP3
M_A_DQ36 SA_DQ[35] M_B_DQ36 SB_DQ[35]
AH5 M_A_DQS#[7:0] 16 AN3 M_B_DQS#[7:0] 17
M_A_DQ37 SA_DQ[36] M_A_DQS#0 M_B_DQ37 SB_DQ[36] M_B_DQS#0
AH6 C4 AN2 D7
M_A_DQ38 SA_DQ[37] SA_DQS#[0] M_A_DQS#1 M_B_DQ38 SB_DQ[37] SB_DQS#[0] M_B_DQS#1
AJ5 G6 AN1 F3
M_A_DQ39 SA_DQ[38] SA_DQS#[1] M_A_DQS#2 M_B_DQ39 SB_DQ[38] SB_DQS#[1] M_B_DQS#2
AJ6 J3 AP2 K6
M_A_DQ40 SA_DQ[39] SA_DQS#[2] M_A_DQS#3 M_B_DQ40 SB_DQ[39] SB_DQS#[2] M_B_DQS#3
AJ8 M6 AP5 N3
M_A_DQ41 SA_DQ[40] SA_DQS#[3] M_A_DQS#4 M_B_DQ41 SB_DQ[40] SB_DQS#[3] M_B_DQS#4
AK8 AL6 AN9 AN5
M_A_DQ42 SA_DQ[41] SA_DQS#[4] M_A_DQS#5 M_B_DQ42 SB_DQ[41] SB_DQS#[4] M_B_DQS#5
C AJ9 AM8 AT5 AP9 C
M_A_DQ43 SA_DQ[42] SA_DQS#[5] M_A_DQS#6 M_B_DQ43 SB_DQ[42] SB_DQS#[5] M_B_DQS#6
AK9 AR12 AT6 AK12
M_A_DQ44 SA_DQ[43] SA_DQS#[6] M_A_DQS#7 M_B_DQ44 SB_DQ[43] SB_DQS#[6] M_B_DQS#7
AH8 AM15 AP6 AP15
M_A_DQ45 SA_DQ[44] SA_DQS#[7] M_B_DQ45 SB_DQ[44] SB_DQS#[7]
AH9 AN8
M_A_DQ46 SA_DQ[45] M_B_DQ46 SB_DQ[45]
AL9 AR6
M_A_DQ47 SA_DQ[46] M_B_DQ47 SB_DQ[46]
AL8 AR5
M_A_DQ48 SA_DQ[47] M_B_DQ48 SB_DQ[47]
AP11 M_A_DQS[7:0] 16 AR9 M_B_DQS[7:0] 17
M_A_DQ49 SA_DQ[48] M_A_DQS0 M_B_DQ49 SB_DQ[48] M_B_DQS0
AN11 D4 AJ11 C7
M_A_DQ50 SA_DQ[49] SA_DQS[0] M_A_DQS1 M_B_DQ50 SB_DQ[49] SB_DQS[0] M_B_DQS1
AL12 F6 AT8 G3
M_A_DQ51 SA_DQ[50] SA_DQS[1] M_A_DQS2 M_B_DQ51 SB_DQ[50] SB_DQS[1] M_B_DQS2
AM12 K3 AT9 J6
M_A_DQ52 SA_DQ[51] SA_DQS[2] M_A_DQS3 M_B_DQ52 SB_DQ[51] SB_DQS[2] M_B_DQS3
AM11 N6 AH11 M3
M_A_DQ53 SA_DQ[52] SA_DQS[3] M_A_DQS4 M_B_DQ53 SB_DQ[52] SB_DQS[3] M_B_DQS4
AL11 AL5 AR8 AN6
M_A_DQ54 SA_DQ[53] SA_DQS[4] M_A_DQS5 M_B_DQ54 SB_DQ[53] SB_DQS[4] M_B_DQS5
AP12 AM9 AJ12 AP8
M_A_DQ55 SA_DQ[54] SA_DQS[5] M_A_DQS6 M_B_DQ55 SB_DQ[54] SB_DQS[5] M_B_DQS6
AN12 AR11 AH12 AK11
M_A_DQ56 SA_DQ[55] SA_DQS[6] M_A_DQS7 M_B_DQ56 SB_DQ[55] SB_DQS[6] M_B_DQS7
AJ14 AM14 AT11 AP14
M_A_DQ57 SA_DQ[56] SA_DQS[7] M_B_DQ57 SB_DQ[56] SB_DQS[7]
AH14 AN14
M_A_DQ58 SA_DQ[57] M_B_DQ58 SB_DQ[57]
AL15 AR14
M_A_DQ59 SA_DQ[58] M_B_DQ59 SB_DQ[58]
AK15 AT14
M_A_DQ60 SA_DQ[59] M_B_DQ60 SB_DQ[59]
AL14 M_A_A[15:0] 16 AT12 M_B_A[15:0] 17
M_A_DQ61 SA_DQ[60] M_A_A0 M_B_DQ61 SB_DQ[60] M_B_A0
AK14 AD10 AN15 AA8
M_A_DQ62 SA_DQ[61] SA_MA[0] M_A_A1 M_B_DQ62 SB_DQ[61] SB_MA[0] M_B_A1
AJ15 W1 AR15 T7
M_A_DQ63 SA_DQ[62] SA_MA[1] M_A_A2 M_B_DQ63 SB_DQ[62] SB_MA[1] M_B_A2
AH15 W2 AT15 R7
SA_DQ[63] SA_MA[2] M_A_A3 SB_DQ[63] SB_MA[2] M_B_A3
W7 T6
SA_MA[3] M_A_A4 SB_MA[3] M_B_A4
V3 T2
SA_MA[4] M_A_A5 SB_MA[4] M_B_A5
V2 T4
SA_MA[5] M_A_A6 SB_MA[5] M_B_A6
W3 T3
SA_MA[6] M_A_A7 SB_MA[6] M_B_A7
16 M_A_BS0 AE10 W6 17 M_B_BS0 AA9 R2
SA_BS[0] SA_MA[7] M_A_A8 SB_BS[0] SB_MA[7] M_B_A8
16 M_A_BS1 AF10 V1 17 M_B_BS1 AA7 T5
SA_BS[1] SA_MA[8] M_A_A9 SB_BS[1] SB_MA[8] M_B_A9
16 M_A_BS2 V6 W5 17 M_B_BS2 R6 R3
SA_BS[2] SA_MA[9] M_A_A10 SB_BS[2] SB_MA[9] M_B_A10
AD8 AB7
SA_MA[10] M_A_A11 SB_MA[10] M_B_A11
V4 R1
SA_MA[11] M_A_A12 SB_MA[11] M_B_A12
W4 T1
SA_MA[12] M_A_A13 SB_MA[12] M_B_A13
16 M_A_CAS# AE8 AF8 17 M_B_CAS# AA10 AB10
SA_CAS# SA_MA[13] M_A_A14 SB_CAS# SB_MA[13] M_B_A14
16 M_A_RAS# AD9 V5 17 M_B_RAS# AB8 R5
SA_RAS# SA_MA[14] M_A_A15 SB_RAS# SB_MA[14] M_B_A15
16 M_A_WE# AF9 V7 17 M_B_WE# AB9 R4
SA_WE# SA_MA[15] SB_WE# SB_MA[15]

B B

SOCKET989 SOCKET989
12V013ISM000 12V013ISM000

R1.0 S3 circuit:- DRAM_RST# to memory should be high during S3

+1.5V
2

R0507
1KOhm
@
0614-change Q0501 from UM6K1N to 2N7002
1

R1.0 0209
R0501 2 1 0Ohm
Change R0508 to 1K ohm
R0508 close to DIMM @ Q0501
2N7002

R0508 1 2 1KOhm CPUDRAMRST#_R


2 S
D

16,17 DDR3_DRAMRST# CPUDRAMRST# 4


3

1 1% 2
G

@ R0506 4.99KOhm
1

9,21 DRAMRST_CNTRL_PCH
1

@ C0501
0.047UF/16V
2

A A

Reserve S3 power reduction schematic

If don't support S3 power reduction


1. Unmount R0450, R0452, U0404, R0453, Q0403, C0404, R0455, R0454, C0405
2. Change R0449 to 200ohm from 1kohm, change R0409 to 130ohm from 0ohm - Design Guide 1.0 page 106

3. Unmount Q0501, C0501, R0506, R0504, R0507


4. Mount R0501, change r0508 to 0ohm from 1kohm
Title : CPU(2)_DDR3
5 Unmount Q0701, R0703, R0705, Q0702
6. Mount R0702 and short JP0701 PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
7. Unmount R2232, R2231, Q2203
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 5 of 94
5 4 3 2 1
5 4 3 2 1

+VCCP
0614-Remove C0641 and nostuff C0651,C0647,C0658

+VCCP +VCCP 3,4,7,25,26,27,37,47,63,82

1
Voltage for the memory controller and C0634 C0635 C0636 C0637 C0638 C0639 C0640 +VCORE +VCORE 63,80
22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V

2
shared cache defined at the
Vcc for processor core motherboard VCCIO_SENSE and Check net name??
@ @
Voltage range: 0.3 - 1.52V VSS_SENSE_VCCIO
U0301F POWER ICCMAX_VCCIO 8.5A
HR_Decoupling guide from Intel (POWER + EE)
SV-QC ICCMAX 94A
+VCCP 22uF * 19pcs (7 nostuff)

1
D SV-DC ICCMAX 53A 330uF * 3pcs D
C0645 C0646 C0647 C0648 C0649 C0650 C0651 C0652
+VCORE +VCCP 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
Check net name?? EIH31/30 (EE)

2
AG35 @ @
+VCCP 10uF * 19pcs (2pcs no stuff)
VCC1
AG34
VCC2 VCCIO1
AH13 0622-Remove CE0603(powre schematic reserve) 22uF* 10 pcs (total no stuff)
AG33 AH10
AG32
VCC3 VCCIO2
AG10
330 uF *1pcs Power support
VCC4 VCCIO3
AG31 AC10
VCC5 VCCIO4
AG30 Y10 CR_Decoupling guide from Intel (POWER + EE)
VCC6 VCCIO5

1
AG29 U10
VCC7 VCCIO6 C0656 C0657 C0658 C0659
AG28 P10 +VCCP 22uF * 19pcs (7 nostuff)
VCC8 VCCIO7 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
AG27 L10

2
VCC9 VCCIO8
AG26
VCC10 VCCIO9
J14 330uF * 3pcs
AF35 J13
VCC11 VCCIO10
AF34 J12
VCC12 VCCIO11
AF33 J11 Decoupling guide for Everest (EE)
VCC13 VCCIO12
AF32 H14
VCC14 VCCIO13
AF31 H12 +VCCP 22uF * 19pcs (7 no stuff)
VCC15 VCCIO14
AF30 H11
VCC16 VCCIO15
AF29
VCC17 VCCIO16
G14 330uF * 1pcs (1 no stuff)=>JE31HR/CR
AF28 G13 +VCORE
VCC18 VCCIO17 power support
PEG AND DDR

AF27 G12
VCC19 VCCIO18
AF26 F14
VCC20 VCCIO19
AD35 F13
VCC21 VCCIO20
AD34 F12
VCC22 VCCIO21
AD33 F11 HR_Decoupling guide from Intel (POWER + EE)
VCC23 VCCIO22

1
AD32 E14
VCC24 VCCIO23 C0601 C0602 C0604 C0605 C0622 C0607 C0627 C0609 C0610 C0611
AD31 E12 +VCC_CORE 22uF * 16pcs
VCC25 VCCIO24 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V
AD30

2
VCC26
AD29
VCC27 VCCIO25
E11 10uF * 10pcs
AD28 D14
AD27
VCC28 VCCIO26
D13 @ @ 470uF * 4pcs
VCC29 VCCIO27
AD26 D12
VCC30 VCCIO28
AC35 D11
VCC31 VCCIO29
AC34 C14 EIH31/30
VCC32 VCCIO30
AC33 C13
VCC33 VCCIO31
C AC32 C12 +VCC_CORE 22uF * 14pcs(6pcs unmount) C
VCC34 VCCIO32

1
AC31 C11
VCC35 VCCIO33
AC30
VCC36 VCCIO34
B14 C0612 C0613 C0615 C0616 C0617 C0618 C0619 C0620 C0621 C0606 10uF * 16pcs (4pcs unmount)
AC29 B12 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
470uF * 2pcs (Power support)

2
VCC37 VCCIO35
AC28 A14
VCC38 VCCIO36
AC27
VCC39 VCCIO37
A13 R1.0 0126
AC26 A12 @ @
AA35
VCC40 VCCIO38
A11 Intel Comments
VCC41 VCCIO39
AA34
VCC42
AA33 J23 CR_Decoupling guide from Intel (POWER + EE)
VCC43 VCCIO40
AA32
VCC44
AA31 +VCC_CORE 22uF * 16pcs
VCC45

1
AA30
VCC46
AA29
VCC47
C0614 C0626 C0608 C0628 C0629 C0630 10uF * 10pcs
AA28 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
470uF * 4pcs

2
VCC48
AA27
VCC49
AA26
VCC50
CORE SUPPLY

Y35 @
VCC51
Y34 0622-Remove CE0601(powre schematic reserve)
VCC52
Y33 Decoupling guide for Everest (EE)
VCC53 +VCCP +VCCP +VCCP +VCCP
Y32
VCC54
Y31 +VCC_CORE 22uF * 16pcs (8 nostuff)
VCC55
Y30
VCC56
1

2
Y29
VCC57
10uF * 10pcs (3 nostuff)
Y28 R1.0 0126 Close to CPU R0603 Close to VR R0605 Close to CPU R0607 Close to VR R0608
Y27
VCC58
75Ohm 54.9Ohm 130Ohm 130Ohm 470uF * 1pcs=>JE31HR/CR power support
Y26
VCC59 Intel Comments 1% 1% 1% 1%
VCC60
V35
2

1
SVID

VCC61 H_CPU_SVIDALRT# R0602 1


V34 AJ29 2 43Ohm VR_SVID_ALERT# 80
VCC62 VIDALERT# H_CPU_SVIDCLK
V33 AJ30 1 2 VR_SVID_CLK 80
VCC63 VIDSCLK H_CPU_SVIDDAT SP0601 R0402
V32 AJ28 1 2 VR_SVID_DATA 80
VCC64 VIDSOUT SP0602 R0402
V31
VCC65
V30
VCC66
V29
VCC67
V28
VCC68
V27
VCC69
V26
VCC70
U35
B VCC71 B
U34
VCC72
U33
VCC73
U32
VCC74
U31
VCC75
U30
VCC76
U29
VCC77
U28
VCC78
U27
VCC79
U26
VCC80
R35
VCC81
R34
VCC82
R33
VCC83
R32
VCC84
R31
VCC85
R30 Frank
VCC86
R29 20110602 check pull up/pull down reserve power schematic or not.
VCC87
SENSE LINES

R28
VCC88 VCC_SENSE_R SP0604 1
R27 AJ35 2 R0402 VCCSENSE
VCCSENSE 80
VCC89 VCC_SENSE VSS_SENSE_R SP0605 1 VSSSENSE
R26 AJ34 2 R0402 VSSSENSE 80
VCC90 VSS_SENSE
P35
VCC91
P34
VCC92
Frank
P33 20110516 Change VCCP_SENSE to VCCIO_SENSE
VCC93
P32 B10 VCCP_SENSE 82 and change VSSP_SENSE to VSSIO_SENSE
VCC94 VCCIO_SENSE
P31 A10 VSSP_SENSE 82
VCC95 VSSIO_SENSE for meet power schematic.
P30
VCC96
P29
VCC97 R1.0 0126
P28
P27
VCC98 Intel Comments Frank
VCC99
P26 20110516 Remove R0601 and R0604, because Power is already reserved
VCC100

A SOCKET989 A
12V013ISM000

Title : CPU(4)_PWR
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 6 of 94
5 4 3 2 1
5 4 3 2 1

SV-QC ICCMAX_VAXG 33A


SV-DC ICCMAX_VAXG 33A
+VGFX_CORE

Graphics core voltage U0301G


POWER R1.0 Add net name. Joyoung 0621
+VCCP

+1.5V
+VCCP

+1.5V
3,4,6,25,26,27,37,47,63,82

5,16,51,63,83
0614-Add SP0701,SP0702
Voltage range: 0 - 1.52V +VCCSA +VCCSA 85

SENSE
LINES
AT24 AK35 VCCGT_SENSE_R SP0701 2 1 R0402 +1.8VS
VAXG1 VAXG_SENSE VCCGT_SENSE 80 +1.8VS 25,26,63,84
AT23 AK34 VSSGT_SENSE_R SP0702 2 1 R0402
VAXG2 VSSAXG_SENSE VSSGT_SENSE 80
AT21 +VGFX_CORE +VGFX_CORE 63,80
VAXG3

1
AT20
C0703 C0704 C0705 C0706 C0707 C0708 VAXG4
AT18 Close to CPU +1.5V_VCCDDQ +1.5V_VCCDDQ 4
22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V VAXG5
AT17

2
VAXG6
AR24 +V_SM_VREF +V_SM_VREF 18
VAXG7 R0702
AR23 1 2 0Ohm
@ @ @ VAXG8
D
AR21
VAXG9 DDR3 Reference Voltage D
AR20 +V_SM_REF 10mil

VREF
VAXG10
AR18
VAXG11
AR17
VAXG12

S 2
+V_SM_VREF_CNT

D
AP24 AL1 +V_SM_VREF
VAXG13 SM_VREF

3
AP23 Reserve S3 power reduction schematic
VAXG14
1

1
Q0701 @

G
AP21
VAXG15

1
C0711 C0712 C0713 C0714 C0715 C0716 AP20 SI2308DS-T1-E3
22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V VAXG16 R0703
AP18
2

2
VAXG17 100KOhm
AP17
VAXG18 @ PS_S3CNTRL_1.5V_R 2 @
AN24 1 PS_S3CNTRL_1.5V 22
@ VAXG19 0Ohm R0705
AN23

2
VAXG20
AN21
VAXG21 +1.5V_VCCDDQ
0622-Remove CE0705(powre schematic reserve) AN20 1 2
VAXG22

4
DDR3 -1.5V RAILS
AN18 C0730 470PF/50V
VAXG23

G
AN17 1 @
HR_Decoupling guide from Intel (POWER + EE) VAXG24

GRAPHICS
AM24 AF7 2 5 +1.5V
VAXG25 VDDQ1

D
+VGFX_CORE 22uF * 12pcs AM23 AF4 3
VAXG26 VDDQ2

S
AM21 AF1 ICCMAX_VDDQ 5A Joyoung 0613
VAXG27 VDDQ3
470uF * 2pcs AM20
VAXG28 VDDQ4
AC7 Reduce to 5A (EDS R2.1)
@ Q0702

1
AM18 AC4 +
VAXG29 VDDQ5 C0725 C0724 C0723 C0722 C0721 C0720 SI4336DY_T1_E3

CE0702
EIH31/30 AM17 AC1

220UF/6.3V
VAXG30 VDDQ6 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V
AL24 Y7 Processor I/O supply

2
VAXG31 VDDQ7 N/A N/A N/A
+VCCP 22uF* 16 pcs (6 unmount) AL23 Y4

2
AL21
VAXG32 VDDQ8
Y1 1 2 voltage for DDR3
VAXG33 VDDQ9 1 2
330uF * 1pcs (power support) AL20
VAXG34 VDDQ10
U7 (DC + AC specification)
AL18 U4 3MM_OPEN_5MIL
470uF *1pcs (EIH31 Del 470uF For Layout) AL17
VAXG35 VDDQ11
U1 JP0701
VAXG36 VDDQ12
AK24 P7
VAXG37 VDDQ13
AK23 P4 0614-Change JP(3MM_OPEN_5MIL)
VAXG38 VDDQ14
AK21 P1
VAXG39 VDDQ15
CR_Decoupling guide from Intel (POWER + EE) AK20
VAXG40
AK18
VAXG41
+VGFX_CORE 22uF * 12pcs AK17
VAXG42
AJ24 >0 SUSB_EC#
VAXG43
470uF * 2pcs AJ23
VAXG44
AJ21
VAXG45
AJ20
VAXG46
ICCMAX_VCCSA 6A +1.5V_VCCDDQ
C AJ18 C
VAXG47 +VCCSA
Decoupling guide for Everest (EE) AJ17
VAXG48 Voltage for the System Agent and
AH24

SA RAIL
AH23
VAXG49 VCCSA_SENSE
+VGFX_CORE 22uF * 12pcs (2 nostuff) AH21
VAXG50
M27
0614-Remove C0728 +1.5V_VCCDDQ Power Good
VAXG51 VCCSA1 (U0404 pin 4)
470uF * 1pcs (JE31HR/CR power support) AH20
VAXG52 VCCSA2
M26
AH18 L26 +0.75VS
VAXG53 VCCSA3
PLL supply voltage (DC + AC AH17
VAXG54 VCCSA4
J26

1
J25 +

100UF/6.3V
specification) VCCSA5 C0729 C0727 C0726

CE0703
J24 >100 ns R1.3
VCCSA6 10UF/6.3V 10UF/6.3V 10UF/6.3V
H26

2
VCCSA7
ICCMAX_VCCPLL 1.2A H25 N/A

2
VCCSA8
HR_Decoupling guide from Intel (POWER + EE)

1.8V RAIL
+1.8VS
+VDDQ 10uF * 6pcs
330uF * 1pcs
B6 H23 VCCSA_SENSE 85

MISC
VCCPLL1 VCCSA_SENSE @
A6 1 2
VCCPLL2 R0704 0Ohm
A2 Close to CPU EIH31
VCCPLL3
1

+ C22 VCCSA_SEL0 85 +VDDQ 10uF * 6pcs (3 nostuff)


CE0701 C0717 C0718 C0719 FC_C22
C24 VCCSA_SEL1 85
VCCSA_VID1
220UF/6.3V 10UF/6.3V 1UF/6.3V 1UF/6.3V 220uF * 1pcs
2

1BV090000003 R1.0 0101


2

R1.0 0209 CR_Decoupling guide from Intel (POWER + EE)


SOCKET989
12V013ISM000 Intel Comments +VCCSA_SEL0 +VCCSA_SEL1 VCCSA +VDDQ 10uF * 6pcs
+VCCP
L L 0.9V 330uF * 1pcs
HR_Decoupling guide from Intel (POWER + EE)
L H 0.8V
+1.8VS 1uF * 2pcs Decoupling guide for Everest (EE)
H L 0.725V

2
10uF * 1pcs +VDDQ 10uF * 6pcs (3 nostuff)
R0708 R0709 H H 0.675V
330uF * 1pcs 1KOhm 1KOhm 220uF * 1pcs
B EIH31/30 @ @ B

1
VCCSA_SEL0
+1.8VS 1uF * 2pcs HR_Decoupling guide from Intel (POWER + EE)
10uF * 1pcs VCCSA_SEL1
+VCCSA 10uF * 3pcs
2.2uF*1pcs 330uF * 1pcs

2
4.7uF*1pcs
R0706 R0707
22uF * 1pcs (un-mount) 1KOhm 1KOhm
EIH31/30

1
CR_Decoupling guide from Intel (POWER + EE) +VCCSA 10uF * 4pcs (2 nostuff)
+1.8VS 1uF * 2pcs 100uF * 1pcs
10uF * 1pcs
330uF * 1pcs CR_Decoupling guide from Intel (POWER + EE)
Decoupling guide from Everest (EE) +VCCSA 10uF * 3pcs
+1.8VS 1uF * 2pcs 330uF * 1pcs
10uF * 1pcs
100uF * 1pcs Decoupling guide for Everest (EE)
+VCCSA 10uF * 3pcs (1 nostuff)
100uF * 1pcs

A A

Title : CPU(4)_PWR
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 7 of 94
5 4 3 2 1
5 4 3 2 1

U0301H U0301I

AT35 AJ22
VSS1 VSS81
AT32 AJ19
VSS2 VSS82
AT29 AJ16 T35 F22
VSS3 VSS83 VSS161 VSS234
AT27 AJ13 T34 F19
VSS4 VSS84 VSS162 VSS235
AT25 AJ10 T33 E30
VSS5 VSS85 VSS163 VSS236
AT22 AJ7 T32 E27
VSS6 VSS86 VSS164 VSS237
AT19 AJ4 T31 E24
VSS7 VSS87 VSS165 VSS238
AT16 AJ3 T30 E21
VSS8 VSS88 VSS166 VSS239
AT13 AJ2 T29 E18
VSS9 VSS89 VSS167 VSS240
AT10 AJ1 T28 E15
VSS10 VSS90 VSS168 VSS241
AT7 AH35 T27 E13
VSS11 VSS91 VSS169 VSS242
AT4 AH34 T26 E10
VSS12 VSS92 VSS170 VSS243
AT3 AH32 P9 E9
D VSS13 VSS93 VSS171 VSS244 D
AR25
VSS14 VSS94
AH30 R1.0 P8
VSS172 VSS245
E8
AR22 AH29 P6 E7
VSS15 VSS95 VSS173 VSS246
AR19 AH28 P5 E6
VSS16 VSS96 TP_VSSG_DIE_SENSE VSS174 VSS247
AR16 AH26 1 P3 E5
VSS17 VSS97 T0801 VSS175 VSS248
AR13 AH25 P2 E4
VSS18 VSS98 VSS176 VSS249
AR10 AH22 N35 E3
VSS19 VSS99 VSS177 VSS250
AR7 AH19 N34 E2
VSS20 VSS100 VSS178 VSS251
AR4 AH16 N33 E1
VSS21 VSS101 VSS179 VSS252
AR2 AH7 N32 D35
VSS22 VSS102 VSS180 VSS253
AP34 AH4 N31 D32
VSS23 VSS103 VSS181 VSS254
AP31 AG9 N30 D29
VSS24 VSS104 VSS182 VSS255
AP28 AG8 N29 D26
VSS25 VSS105 VSS183 VSS256
AP25 AG4 N28 D20
VSS26 VSS106 VSS184 VSS257
AP22 AF6 N27 D17
VSS27 VSS107 VSS185 VSS258
AP19 AF5 N26 C34
VSS28 VSS108 VSS186 VSS259
AP16 AF3 M34 C31
VSS29 VSS109 VSS187 VSS260
AP13 AF2 L33 C28
VSS30 VSS110 VSS188 VSS261
AP10 AE35 L30 C27
VSS31 VSS111 VSS189 VSS262
AP7 AE34 L27 C25
VSS32 VSS112 VSS190 VSS263
AP4 AE33 L9 C23
VSS33 VSS113 VSS191 VSS264
AP1 AE32 L8 C10
VSS34 VSS114 VSS192 VSS265
AN30 AE31 L6 C1
VSS35 VSS115 VSS193 VSS266
AN27 AE30 L5 B22
VSS36 VSS116 VSS194 VSS267
AN25 AE29 L4 B19
AN22
AN19
VSS37
VSS38
VSS39
VSS VSS117
VSS118
VSS119
AE28
AE27
L3
L2
VSS195
VSS196
VSS197
VSS VSS268
VSS269
VSS270
B17
B15
AN16 AE26 L1 B13
VSS40 VSS120 VSS198 VSS271
AN13 AE9 K35 B11
VSS41 VSS121 VSS199 VSS272
AN10 AD7 K32 B9
VSS42 VSS122 VSS200 VSS273
AN7 AC9 K29 B8
VSS43 VSS123 VSS201 VSS274
AN4 AC8 K26 B7
VSS44 VSS124 VSS202 VSS275
AM29 AC6 J34 B5
VSS45 VSS125 VSS203 VSS276
AM25 AC5 J31 B3
VSS46 VSS126 VSS204 VSS277
AM22 AC3 H33 B2
VSS47 VSS127 VSS205 VSS278
AM19 AC2 H30 A35
VSS48 VSS128 VSS206 VSS279
AM16 AB35 H27 A32
VSS49 VSS129 VSS207 VSS280
AM13 AB34 H24 A29
VSS50 VSS130 VSS208 VSS281
C AM10 AB33 H21 A26 C
VSS51 VSS131 VSS209 VSS282
AM7 AB32 H18 A23
VSS52 VSS132 VSS210 VSS283
AM4 AB31 H15 A20
VSS53 VSS133 VSS211 VSS284
AM3 AB30 H13 A3
VSS54 VSS134 VSS212 VSS285
AM2 AB29 H10
VSS55 VSS135 VSS213
AM1 AB28 H9
VSS56 VSS136 VSS214
AL34 AB27 H8
VSS57 VSS137 VSS215
AL31 AB26 H7
VSS58 VSS138 VSS216
AL28 Y9 H6
VSS59 VSS139 VSS217
AL25 Y8 H5
VSS60 VSS140 VSS218
AL22 Y6 H4
VSS61 VSS141 VSS219
AL19 Y5 H3
VSS62 VSS142 VSS220
AL16 Y3 H2
VSS63 VSS143 VSS221
AL13 Y2 H1
VSS64 VSS144 VSS222
AL10 W35 G35
VSS65 VSS145 VSS223
AL7 W34 G32
VSS66 VSS146 VSS224
AL4 W33 G29
VSS67 VSS147 VSS225
AL2 W32 G26
VSS68 VSS148 VSS226
AK33 W31 G23
VSS69 VSS149 VSS227
AK30 W30 G20
VSS70 VSS150 VSS228
AK27 W29 G17
VSS71 VSS151 VSS229
AK25 W28 G11
VSS72 VSS152 VSS230
AK22 W27 F34
VSS73 VSS153 VSS231
AK19 W26 F31
VSS74 VSS154 VSS232
AK16 U9 F29
VSS75 VSS155 VSS233
AK13 U8
VSS76 VSS156
AK10 U6
VSS77 VSS157
AK7 U5
VSS78 VSS158
AK4 U3
VSS79 VSS159
AJ25 U2
VSS80 VSS160

SOCKET989 SOCKET989
12V013ISM000 12V013ISM000

B B

A A

Title : CPU(3)_CFG,RSVD,GND
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 8 of 94
5 4 3 2 1
5 4 3 2 1

R1.0
U0301E
Add CFG0 Frank
CFG strapping information: 0516 Remove CFGO to XDP
L7
RSVD28
AG7
CFG0 RSVD29
1 AK28 AE7
TPC26T T0918 CFG1 CFG[0] RSVD30
CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x TPC26T T0917
1 AK29
CFG[1] RSVD31
AK2
1 CFG2 AL26 W8
TPC26T T0916 CFG3 CFG[2] RSVD32
- 1: (Default) Normal Operation, Lane # definition matches sockect pin map definition TPC26T T0915
1 AL27
CFG[3]
1 CFG4 AK26
- 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ... TPC26T T0914 1 CFG5 AL29
CFG[4]
AT26
TPC26T T0913 CFG6 CFG[5] RSVD33
1 AL30 AM33
TPC26T T0912 CFG7 CFG[6] RSVD34
1 AM31 AJ27
TPC26T T0911 CFG8 CFG[7] RSVD35
CFG[4]: Embedded DisplayPort Detection TPC26T T0910
1 AM32
CFG[8]
1 CFG9 AM30
D TPC26T T0909 CFG10 CFG[9] D
- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort TPC26T T0908
1 AM28
CFG[10]
1 CFG11 AM26
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port TPC26T T0907 1 CFG12 AN28
CFG[11]
TPC26T T0906 CFG13 CFG[12]
1 AN31 T8
TPC26T T0905 CFG14 CFG[13] RSVD37
1 AN26 J16
TPC26T T0904 CFG15 CFG[14] RSVD38
CFG[6:5]: PCI Express Port Bifurcation Straps TPC26T T0903
1 AM27
CFG[15] RSVD39
H16
1 CFG16 AK31 G16
TPC26T T0902 CFG17 CFG[16] RSVD40
- 11 : (Default) x 1 6 TPC26T T0901
1 AN29
CFG[17]
- 10 : x 8,x8
- 01 : Reserved
AR35
- 00 : x8,x4,x4 1 VAXG_VAL_SENSE AJ31
RSVD41
AT34
TPC26T T0953 VSSAXG_VAL_SENSE RSVD1 RSVD42
1 AH31 AT33
TPC26T T0952 VCC_VAL_SENSE RSVD2 RSVD43
CFG[7]: PEG DEFER TRAINING TPC26T T0951
1 AJ33
RSVD3 RSVD44
AP35
1 VSS_VAL_SENSE AH33 AR34
TPC26T T0950 RSVD4 RSVD45
- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS training AJ26
RSVD5

RESERVED
CFG2 1 1% 2 B34
R0902 /DGPU 1KOhm DDR_WR_VREF01 RSVD46
This model is UMA, unmount R0902(use Default) B4 A33
DDR_WR_VREF02 RSVD6 RSVD47
D1 A34
RSVD7 RSVD48
B35
CFG4 1% RSVD49
1 2 R1.0 0126 RSVD50
C35
R0903 1KOhm

1 R0909

1 R0910
F25
RSVD8
F24
CFG5 1% RSVD9
1 2 F23
R0904 @ 1KOhm RSVD10
D24 AJ32
1% 1% RSVD11 RSVD51
G25 AK32
@ @ RSVD12 RSVD52
G24
CFG6 1% RSVD13
1 2 E23

2
R0905 @ 1KOhm RSVD14
D23
RSVD15 TP_VCCG_DIE_SENSE
DIMM0_VREF_DQ_R Pull Down 1k ohm

1KOhm

1KOhm
C30 AH27 1
RSVD16 RSVD53 T0954 TPC26T
DIMM1_VREF_DQ_R Pull Down 1k ohm A31
CFG7 1% RSVD17
C 1 2 Design Guide 1.0 P.89 Figure 44 (436735) B30 C
R0906 @ 1KOhm RSVD18
B29
RSVD19
D30 AN35
RSVD20 RSVD54
B31 AM35
RSVD21 RSVD55
A30
RSVD22
C29
RSVD23
R1.0 0111
Power schematic reserve 1.0V or not?? J20
RSVD24
+VCCIO_SEL Delete VCCIO_SEL. Joyoung0614 B18
RSVD25 RSVD56
AT2
1 VCCIO_SEL_R A19 AT1
TPC26T T0955 RSVD26 RSVD57
1 1.05V RSVD58
AR1

0 1.00V J15
RSVD27
Frank
IVB VCCIO for Mobile and Desktop is changed from 20110516 Change VCCP_SEL to VCCIO_SEL for B1
KEY
meeting Power schematic defined
1.0v to 1.05v, same as PPT VCCIO. (461017 WW23'11)
PROCESSOR DRIVEN Vref PATH WAS STUFFED BY DEFAULT:

R0911 1 @ 2 0Ohm SOCKET989


12V013ISM000

@ O0901A
UM6K1N
DDR_WR_VREF01 1 6 DIMM0_VREF_DQ 18
2

5,21 DRAMRST_CNTRL_PCH

M3 Path:0 Ohm at Page18


R0912 1 @ 2 0Ohm
B B

@ O0901B
UM6K1N
DDR_WR_VREF02 4 3 DIMM1_VREF_DQ 18
5

Reserve S3 power reduction schematic

M3: Processor Generated SO-DIMM VREFDQ


– New Requirement

Sandy Bridge CPU Only: M1 Implementation


Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation

A A

Title : CPU(3)_CFG,RSVD,GND
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 9 of 94
5 4 3 2 1
5 4 3 2 1

+VTT_PCH_ORG +VTT_PCH_ORG 22,26,27

+3VSUS +3VSUS 4,22,24,27,28,30,33,65,81,85,92

+VCCP +VCCP 3,4,6,7,25,26,27,37,47,63,82

+3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

D D

CPU XDP connector

C C
PCH XDP connector

B B

A A

Title : NB(3)_****
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 10 of 99
5 4 3 2 1
5 4 3 2 1

+1.5V +1.5V 5,7,51,63,83

+0.75VS +0.75VS 17,63,83

+3VS +3VS 4,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92


M_A_DIM0_CLK_DDR0

H:5.2mm
1
+1.5V +1.5V_DDR3
+1.5V_DDR3 +1.5V_DDR3 17,18

1
R1620
5 M_A_A[15:0] M_A_DQ[63:0] 5
150Ohm C1650
10PF/50V JP1601
@ 2 CON1601A
M_A_A0 98 5 M_A_DQ11 1 2
2

M_A_DIM0_CLK_DDR#0 M_A_A1 A0 DQ0 M_A_DQ12 1 2


97 7
@ M_A_A2 A1 DQ1 M_A_DQ8 3MM_OPEN_5MIL
96 15
M_A_A3 A2 DQ2 M_A_DQ9
95 17
A3 DQ3
M_A_A4
M_A_A5
92
91
A4 DQ4
4
6
M_A_DQ14
M_A_DQ10
ok
A5 DQ5
M_A_DIM0_CLK_DDR1 M_A_A6
M_A_A7
90
86
A6 1 DQ6
16
18
M_A_DQ15
M_A_DQ13
1

M_A_A8 A7 DQ7 M_A_DQ4 +1.5V_DDR3 +1.5V_DDR3


89 21
A8 DQ8
1

R1621 M_A_A9 85 23 M_A_DQ1 CON1601B


C1651 M_A_A10 A9 DQ9 M_A_DQ2
150Ohm 107 33 75 76
10PF/50V M_A_A11 A10/AP DQ10 M_A_DQ7 VDD1 VDD2
@ 84 35 81 82
2

D M_A_A12 A11 DQ11 M_A_DQ0 VDD3 VDD4 D


83 22 87 88
2

1
M_A_DIM0_CLK_DDR#1 M_A_A13 A12/BC# DQ12 M_A_DQ5 VDD5 VDD6
119
A13 DQ13
24 ok C1605 C1606 93
VDD7 VDD8
94 C1607 C1608
@ M_A_A14
M_A_A15
80
78
A14 0 DQ14
34
36
M_A_DQ3
M_A_DQ6 0.1UF/16V 0.1UF/16V
99
105
VDD9 VDD10
100
106 0.1UF/16V 0.1UF/16V

2
A15 DQ15 M_A_DQ29 VDD11 VDD12
39 111 112
DQ16 M_A_DQ30 VDD13 VDD14
41 117 118
DQ17 M_A_DQ27 VDD15 VDD16
5 M_A_DIM0_CLK_DDR1 102
CK1 DQ18
51
M_A_DQ31
Layout Note: Place these caps near SO DIMM 0 123
VDD17 VDD18
124
5 M_A_DIM0_CLK_DDR#1 104 53
CK1# DQ19 M_A_DQ28
5 M_A_DIM0_CLK_DDR0 101
CK0 DQ20
40 ok
5 M_A_DIM0_CLK_DDR#0 103
CK0# 3 DQ21
42
50
M_A_DQ25
M_A_DQ24
2
8
VSS1 VSS2
3
9
+1.5V
DQ22 M_A_DQ26 VSS3 VSS4 PWR: 22UF*3PCS
5 M_A_DIM0_CS#1 121 52 13 14
S1# DQ23 M_A_DQ19 VSS5 VSS6
114 57 19 20
5 M_A_DIM0_CS#0 S0# DQ24
59 M_A_DQ18 25
VSS7 VSS8
26
EE:10UF*9PCS
DQ25 M_A_DQ22 VSS9 VSS10
5 M_A_DIM0_ODT1 120 67 31 32
ODT1 DQ26 VSS11 VSS12 +1.5V_DDR3
5 M_A_DIM0_ODT0 116
ODT0 DQ27
69 M_A_DQ23
M_A_DQ20
ok 37
VSS13 VSS14
38
DQ28
56 43
VSS15 VSS16
44 Layout Note: Place these caps near SO DIMM 0
5 M_A_W E# 113
110
WE# 2 DQ29
58
68
M_A_DQ21
M_A_DQ17
48
54
VSS17 VSS18
49
55
5 M_A_RAS# RAS# DQ30 VSS19 VSS20
115 70 M_A_DQ16 60 61
5 M_A_CAS# CAS# DQ31 VSS21 VSS22
129 M_A_DQ33 65 66

1
DQ32 M_A_DQ36 VSS23 VSS24 C1646 C1645 C1648 C1647
5 M_A_BS2 79 131 71 72 +
BA2 DQ33 M_A_DQ37 VSS25 VSS26 @ C1609 C1610 C1611 C1612 C1613 C1620 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V

CE1601
108 141 127 128

220UF/2V
5 M_A_BS1 BA1 DQ34 VSS27 VSS28
109 143 M_A_DQ34 133 134 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V

2
5 M_A_BS0 BA0 DQ35 VSS29 VSS30
130 M_A_DQ38 ok 138 139 @ @ @

2
DQ36 M_A_DQ32 VSS31 VSS32
5 M_A_DIM0_CKE1 74 132 144 145
CKE1 DQ37 M_A_DQ35 VSS33 VSS34
5 M_A_DIM0_CKE0 73
CKE0 4 DQ38
140
142 M_A_DQ39
150
155
VSS35 VSS36
151
156
RN1601A DQ39 M_A_DQ44 VSS37 VSS38
1 10KOhm 2 201 147 161 162
RN1601B SA1 DQ40 M_A_DQ40 VSS39 VSS40
SMBus Slave Address: A0H 3 10KOhm 4 197
SA0 DQ41
149 167
VSS41 VSS42
168
157 M_A_DQ46 172 173
DQ42 M_A_DQ45 VSS43 VSS44 +0.75VS
5 M_A_DQS[7:0]
M_A_DQS0 M_A_DQS7 188
DQ43
159
146 M_A_DQ43
ok 178
184
VSS45 VSS46
179
185
M_A_DQS1 M_A_DQS#7 DQS7 DQ44 M_A_DQ47 VSS47 VSS48
186 148 189 190
DQS#7 DQ45 VSS49 VSS50
M_A_DQS2
M_A_DQS3
M_A_DQS6
M_A_DQS#6
171
169
DQS6 5 DQ46
158
160
M_A_DQ42
M_A_DQ41
195
VSS51 VSS52
196

M_A_DQS4 M_A_DQS5 DQS#6 DQ47 M_A_DQ49


154 163 207
DQS5 DQ48 GND1

1
M_A_DQS5 M_A_DQS#5 152 165 M_A_DQ48 T1601 1 PM_EXTTS#0_DIM_A 198 208 C1616 C1617 C1618 C1619
M_A_DQS6 M_A_DQS4 DQS#5 DQ49 M_A_DQ51 EVENT# GND2 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
137 175 125
M_A_DQS7 M_A_DQS#4 DQS4 DQ50 M_A_DQ54 TEST
135 177 Reserve 205 @ @

2
5 M_A_DQS#[7:0] DQS#4 DQ51 NP_NC1
M_A_DQS#0
M_A_DQS#1
M_A_DQS2
M_A_DQS#2
64
62
DQS3 DQ52
164
166
M_A_DQ53
M_A_DQ50
ok 77
122
NC1 NP_NC2
206
DQS#3 DQ53 NC2
M_A_DQS#2
M_A_DQS#3
M_A_DQS3
M_A_DQS#3
47
45
DQS2 6 DQ54
174
176
M_A_DQ52
M_A_DQ55 +V_VREF_CA_DIMM0 VTT1
203
204
+0.75VS +3VS
M_A_DQS#4 M_A_DQS0 DQS#2 DQ55 M_A_DQ58 VTT2
29 181
M_A_DQS#5 M_A_DQS#0 DQS1 DQ56 M_A_DQ61
27 183 126
M_A_DQS#6 M_A_DQS1 DQS#1 DQ57 M_A_DQ63 VREFCA
12 191 1 199
DQS0 DQ58 VREFDQ VDDSPD
M_A_DQS#7 M_A_DQS#1 10 193 M_A_DQ57 ok

1
DQS#0 DQ59 M_A_DQ60 C1623 DDR3_DIMM_204P C1615
180
DQ60 M_A_DQ56 C1624 12V02GW SM000 C1614
187 182
C DM7 DQ61 C
170 7 192 M_A_DQ62 2.2UF/6.3V 0.1UF/16V 0.1UF/16V 2.2UF/6.3V

2
DM6 DQ62 M_A_DQ59 @ @
DM should connect to GND directly 153 194
DM5 DQ63
Design Guide 0.9 p86 (436735) 136
DM4
63
DM3 +V_VREF_DQ_DIMM0
46
DM2
28
DM1
11
DM0

1
202 30 C1625
17,28,48,53,55 SMB_CLK_S SCL RESET# DDR3_DRAMRST# 5,17
200 C1622
17,28,48,53,55 SMB_DAT_S SDA 2.2UF/6.3V 0.1UF/16V

2
DDR3_DIMM_204P @
12V02GW SM000

M_A_DIM0_CLK_DDR2
H:9.2mm +1.5V_DDR3 +1.5V_DDR3
+1.5V
1

CON1602B
1

R1623 CON1602A 75
VDD1 VDD2
76 PWR: 22UF*3PCS
150Ohm C1653 M_A_A0 98 5 M_A_DQ11 81 82
10PF/50V M_A_A1 97
A0 DQ0
7 M_A_DQ12 87
VDD3 VDD4
88
EE:10UF*9PCS
@
2

A1 DQ1 VDD5 VDD6

1
M_A_A2 96 15 M_A_DQ8 C1635 C1629 93 94 C1636 C1632
2

M_A_DIM0_CLK_DDR#2 M_A_A3 A2 DQ2 M_A_DQ9 VDD7 VDD8


95 17 99 100
@ M_A_A4 A3 DQ3 M_A_DQ14 0.1UF/16V 0.1UF/16V VDD9 VDD10 0.1UF/16V 0.1UF/16V
92 4 105 106

2
M_A_A5 A4 DQ4 M_A_DQ10 VDD11 VDD12
91 6 111 112
M_A_A6 A5 DQ5 M_A_DQ15 VDD13 VDD14 +1.5V_DDR3
90 16 117 118
A6 DQ6 VDD15 VDD16
M_A_DIM0_CLK_DDR3
M_A_A7
M_A_A8
86
89
A7 0 DQ7
18
21
M_A_DQ13
M_A_DQ4
Layout Note: Place these caps near SO DIMM 0 123
VDD17 VDD18
124 Layout Note: Place these caps near SO DIMM 0
M_A_A9 A8 DQ8 M_A_DQ1
85 23
1

M_A_A10 A9 DQ9 M_A_DQ2


107 33 2 3
A10/AP DQ10 VSS1 VSS2
1

R1622 M_A_A11 84 35 M_A_DQ7 8 9


A11 DQ11 VSS3 VSS4

1
150Ohm C1652 M_A_A12 83 22 M_A_DQ0 13 14 C1654 C1649 C1656 C1655
10PF/50V M_A_A13 A12/BC# DQ12 M_A_DQ5 VSS5 VSS6 C1627 C1621 C1640 C1641 C1642 C1638 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
@ 119 24 19 20
2

M_A_A14 A13 DQ13 M_A_DQ3 VSS7 VSS8 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V
80 34 25 26
2

2
M_A_DIM0_CLK_DDR#3 M_A_A15 A14 DQ14 M_A_DQ6 VSS9 VSS10
@
78
A15 1 DQ15
36
39 M_A_DQ29
31
37
VSS11 VSS12
32
38
@ @ @
DQ16 M_A_DQ30 VSS13 VSS14
41 43 44
DQ17 M_A_DQ27 VSS15 VSS16
5 M_A_DIM0_CLK_DDR3 102 51 48 49
CK1 DQ18 M_A_DQ31 VSS17 VSS18
5 M_A_DIM0_CLK_DDR#3 104 53 54 55
CK1# DQ19 M_A_DQ28 VSS19 VSS20
5 M_A_DIM0_CLK_DDR2 101 40 60 61
CK0 DQ20 M_A_DQ25 VSS21 VSS22
5 M_A_DIM0_CLK_DDR#2 103 42 65 66
CK0# DQ21 M_A_DQ24 VSS23 VSS24 +0.75VS
50 71 72
DQ22 M_A_DQ26 VSS25 VSS26
5 M_A_DIM0_CS#3 121
114
S1# 2 DQ23
52
57 M_A_DQ19
127
133
VSS27 VSS28
128
134
5 M_A_DIM0_CS#2 S0# DQ24 VSS29 VSS30
59 M_A_DQ18 138 139
DQ25 M_A_DQ22 VSS31 VSS32
5 M_A_DIM0_ODT3 120 67 144 145
B ODT1 DQ26 M_A_DQ23 VSS33 VSS34 B
5 M_A_DIM0_ODT2 116 69 150 151

1
ODT0 DQ27 M_A_DQ20 VSS35 VSS36 C1634 C1631 C1628 C1639
56 155 156
M_A_W E# DQ28 M_A_DQ21 VSS37 VSS38 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
113 58 161 162
M_A_RAS# WE# DQ29 M_A_DQ17 VSS39 VSS40
110 68 167 168 @ @

2
RAS# DQ30 VSS41 VSS42
M_A_CAS# 115
CAS# 3 DQ31
70
129
M_A_DQ16
M_A_DQ33
172
178
VSS43 VSS44
173
179
M_A_BS2 DQ32 M_A_DQ36 VSS45 VSS46
79 131 184 185
M_A_BS1 BA2 DQ33 M_A_DQ37 VSS47 VSS48
108 141 189 190
M_A_BS0 BA1 DQ34 M_A_DQ34 VSS49 VSS50
109 143 195 196
BA0 DQ35 M_A_DQ38 VSS51 VSS52
130
DQ36 M_A_DQ32
5 M_A_DIM0_CKE3 74 132 207
CKE1 DQ37 M_A_DQ35 T1602 PM_EXTTS#0_DIM_A GND1
5 M_A_DIM0_CKE2 73 140 1 198 208
CKE0 DQ38 EVENT# GND2
1 RN1602A
4 DQ39
142 M_A_DQ39
M_A_DQ44 Reserve
125
TEST
10KOhm 2 201
SA1 DQ40
147
NP_NC1
205
3 RN1602B M_A_DQ40
+3VS 10KOhm 4 197
SA0 DQ41
149 77
NC1 NP_NC2
206
SMBus Slave Address: A2H 157 M_A_DQ46 122
DQ42 M_A_DQ45 NC2
159 203 +0.75VS
M_A_DQS7 DQ43 M_A_DQ43 +V_VREF_CA_DIMM0 VTT1 +3VS
188 146 204
M_A_DQS#7 DQS7 DQ44 M_A_DQ47 VTT2
186 148
M_A_DQS6 DQS#7 DQ45 M_A_DQ42
171 158 126
DQS6 DQ46 VREFCA
M_A_DQS#6
M_A_DQS5
169
154
DQS#6 5 DQ47
160
163
M_A_DQ41
M_A_DQ49
1
VREFDQ VDDSPD
199
DQS5 DQ48
1

1
M_A_DQS#5 152 165 M_A_DQ48 C1637 DDR3_DIMM_204P C1644
M_A_DQS4 DQS#5 DQ49 M_A_DQ51 C1643 12V02GBSM000 C1633
137 175
M_A_DQS#4 DQS4 DQ50 M_A_DQ54 2.2UF/6.3V 0.1UF/16V 0.1UF/16V 2.2UF/6.3V
135 177
2

2
M_A_DQS2 DQS#4 DQ51 M_A_DQ53 @ @
64 164
M_A_DQS#2 DQS3 DQ52 M_A_DQ50
62 166
M_A_DQS3 DQS#3 DQ53 M_A_DQ52
47 174
M_A_DQS#3 DQS2 DQ54 M_A_DQ55 +V_VREF_DQ_DIMM0
M_A_DQS0
45
29
DQS#2 6 DQ55
176
181 M_A_DQ58
M_A_DQS#0 DQS1 DQ56 M_A_DQ61
27 183
M_A_DQS1 DQS#1 DQ57 M_A_DQ63
12 191
DQS0 DQ58
1

M_A_DQS#1 10 193 M_A_DQ57 C1630


DQS#0 DQ59 M_A_DQ60 C1626
180
DQ60 M_A_DQ56 2.2UF/6.3V 0.1UF/16V
187 182
2

DM7 DQ61 M_A_DQ62 @


170 192
DM6 DQ62 M_A_DQ59
DM should connect to GND directly
153
136
DM5 7 DQ63
194
DM4
Design Guide 0.9 p86 (436735) 63
DM3
46
DM2
28
DM1
11
DM0
SMB_CLK_S 202 30 DDR3_DRAMRST#
SMB_DAT_S SCL RESET#
200
SDA
DDR3_DIMM_204P
12V02GBSM000

A A

Title : DDR3(1)_SO-DIMM0
BG1-CSC-HW R&D Dept.5 Engineer: Ahren_chen
Size Project Name Rev
D PLFG 1.0
Date: Friday, February 03, 2012 Sheet 16 of 99
5 4 3 2 1
5 4 3 2 1

+1.5V +1.5V 5,7,16,51,63,83

H:4MM
+1.5V_DDR3 +1.5V_DDR3 +0.75VS +0.75VS 16,63,83
5 M_B_A[15:0] M_B_DQ[63:0] 5
+3VS +3VS 4,16,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
CON1701A CON1701B
M_B_A0 98 5 M_B_DQ1 75 76 +1.5V_DDR3
A0 DQ0 VDD1 VDD2 +1.5V_DDR3 16,18
M_B_DIM0_CLK_DDR0 M_B_A1 97 7 M_B_DQ5 81 82

1
M_B_A2 A1 DQ1 M_B_DQ4 C1705 C1706 VDD3 VDD4 C1707 C1708
96 15 87 88
A2 DQ2 VDD5 VDD6
1

1 M_B_A3 95 17 M_B_DQ0 93 94
M_B_A4 A3 DQ3 M_B_DQ2 VDD7 VDD8
R1720 92 4 ok 0.1UF/16V 0.1UF/16V 99 100 0.1UF/16V 0.1UF/16V

2
C1750 M_B_A5 A4 DQ4 M_B_DQ7 VDD9 VDD10
150Ohm 91 6 105 106
A5 DQ5 VDD11 VDD12
@ 10PF/50V M_B_A6 90 0 16 M_B_DQ3 111 112
2

M_B_A7 A6 DQ6 M_B_DQ6 VDD13 VDD14


86 18 117 118
2

M_B_DIM0_CLK_DDR#0 M_B_A8 A7 DQ7 M_B_DQ12 VDD15 VDD16


M_B_A9
89
A8 DQ8
21
M_B_DQ13
Layout Note: Place these caps near SO DIMM 1 123
VDD17 VDD18
124
@ 85 23
M_B_A10 A9 DQ9 M_B_DQ15
107 33
D M_B_A11 A10/AP DQ10 M_B_DQ14 D
84 35 2 3
M_B_A12 A11 DQ11 M_B_DQ9 VSS1 VSS2
M_B_DIM0_CLK_DDR1 M_B_A13
83
119
A12/BC# DQ12
22
24 M_B_DQ8
ok 8
13
VSS3 VSS4
9
14
M_B_A14 A13 DQ13 M_B_DQ11 VSS5 VSS6
80
A14 1 DQ14
34 19
VSS7 VSS8
20
1

M_B_A15 78 36 M_B_DQ10 25 26
A15 DQ15 VSS9 VSS10
1

R1721 39 M_B_DQ16 31 32
C1751 DQ16 M_B_DQ17 VSS11 VSS12
150Ohm 41 37 38
10PF/50V DQ17 M_B_DQ22 VSS13 VSS14
@ 102 51 43 44
2

5 M_B_DIM0_CLK_DDR1 CK1 DQ18 VSS15 VSS16


M_B_DQ19
104 53 ok 48 49
2

5 M_B_DIM0_CLK_DDR#1 CK1# DQ19 VSS17 VSS18


M_B_DIM0_CLK_DDR#1 101 40 M_B_DQ21 54 55
5 M_B_DIM0_CLK_DDR0 CK0 DQ20 VSS19 VSS20
@ 103 42 M_B_DQ20 60 61
5 M_B_DIM0_CLK_DDR#0 CK0# DQ21 VSS21 VSS22
M_B_DQ18
121
2 DQ22
50
52 M_B_DQ23
65
71
VSS23 VSS24
66
72
5 M_B_DIM0_CS#1 S1# DQ23 VSS25 VSS26
114 57 M_B_DQ30 127 128
5 M_B_DIM0_CS#0 S0# DQ24 VSS27 VSS28
59 M_B_DQ26 133 134
DQ25 M_B_DQ25 VSS29 VSS30
5 M_B_DIM0_ODT1 120
ODT1 DQ26
67
M_B_DQ29
138
VSS31 VSS32
139 +1.5V
5 M_B_DIM0_ODT0 116
ODT0 DQ27
69
56 M_B_DQ28
ok 144
150
VSS33 VSS34
145
151 PWR: 22UF*3PCS
DQ28 M_B_DQ24 VSS35 VSS36
113 58 155 156
5 M_B_W E# WE# DQ29 VSS37 VSS38 EE:10UF*9PCS
5 M_B_RAS# 110
115
RAS# 3 DQ30
68
70
M_B_DQ27
M_B_DQ31
161
167
VSS39 VSS40
162
168
5 M_B_CAS# CAS# DQ31 VSS41 VSS42 +1.5V_DDR3
129 M_B_DQ33 172 173
DQ32 M_B_DQ32 VSS43 VSS44
5 M_B_BS2 79
BA2 DQ33
131
M_B_DQ38
178
VSS45 VSS46
179 Layout Note: Place these caps near SO DIMM 1
5 M_B_BS1 108 141 184 185
BA1 DQ34 VSS47 VSS48
5 M_B_BS0 109
BA0 DQ35
143
130
M_B_DQ34
M_B_DQ36
ok 189
195
VSS49 VSS50
190
196
DQ36 M_B_DQ37 VSS51 VSS52
5 M_B_DIM0_CKE1 74 132
CKE1 DQ37

1
5 M_B_DIM0_CKE0 73
CKE0 4 DQ38
140
142
M_B_DQ35
M_B_DQ39 T1701 1 PM_EXTTS#0_DIM_B 198
GND1
207
208
+
C1709 C1710 C1711 C1712 C1713 C1726
C1745
1UF/6.3V
C1746
1UF/6.3V
C1747
1UF/6.3V
C1748
1UF/6.3V

CE1701
220UF/2V
RN1701A DQ39 M_B_DQ44 EVENT# GND2 @ 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V
+3VS 1 10KOhm 2 201 147 125

2
RN1701B SA1 DQ40 M_B_DQ41 N/A TEST @ @ @
SMBus Slave Address: A4H 3 Reserve
10KOhm 4 197 149 205

2
SA0 DQ41 M_B_DQ43 NP_NC1
157 77 206
DQ42 NC1 NP_NC2
5 M_B_DQS[7:0]
M_B_DQS0 M_B_DQS7 188
DQ43
159
146
M_B_DQ47
M_B_DQ45
ok 122
NC2
203
DQS7 DQ44 +V_VREF_CA_DIMM1 VTT1 +0.75VS
M_B_DQS1
M_B_DQS2
M_B_DQS#7
M_B_DQS6
186
171
DQS#7 5 DQ45
148
158
M_B_DQ40
M_B_DQ46 VTT2
204
+3VS +0.75VS
M_B_DQS3 M_B_DQS#6 DQS6 DQ46 M_B_DQ42
169 160 126
M_B_DQS4 M_B_DQS5 DQS#6 DQ47 M_B_DQ50 VREFCA
154 163 1 199
M_B_DQS5 M_B_DQS#5 DQS5 DQ48 M_B_DQ52 VREFDQ VDDSPD
152 165
DQS#5 DQ49

1
M_B_DQS6 M_B_DQS4 137 175 M_B_DQ55 C1723 DDR3_DIMM_204P C1715
DQS4 DQ50
5 M_B_DQS#[7:0]
M_B_DQS7 M_B_DQS#4 135 177 M_B_DQ54 ok C1724 12V02GIRM001 C1714

1
M_B_DQS#0 M_B_DQS3 DQS#4 DQ51 M_B_DQ48 2.2UF/6.3V 0.1UF/16V 0.1UF/16V 2.2UF/6.3V C1716 C1717 C1718 C1719
64 164

2
M_B_DQS#1 M_B_DQS#3 DQS3 DQ52 M_B_DQ53 @ @ 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
62 166
M_B_DQS#2 M_B_DQS2 DQS#3 DQ53 M_B_DQ49
47 6 174 @ @

2
M_B_DQS#3 M_B_DQS#2 DQS2 DQ54 M_B_DQ51
45 176
M_B_DQS#4 M_B_DQS1 DQS#2 DQ55 M_B_DQ60 +V_VREF_DQ_DIMM1
29 181
M_B_DQS#5 M_B_DQS#1 DQS1 DQ56 M_B_DQ58
27 183
M_B_DQS#6 M_B_DQS0 DQS#1 DQ57 M_B_DQ63
12 191
M_B_DQS#7 M_B_DQS#0 DQS0 DQ58 M_B_DQ61
10
DQS#0 DQ59
193 ok

1
180 M_B_DQ57 C1725
C DQ60 M_B_DQ56 C1722 C
187 182
DM7 DQ61 M_B_DQ62
170 7 192 2.2UF/6.3V 0.1UF/16V

2
DM6 DQ62 M_B_DQ59 @
153 194
DM5 DQ63
DM should connect to GND directly 136
DM4
Design Guide 0.9 p86 (436735) 63
DM3
46
DM2
28
DM1
11
DM0

16,28,48,53,55 SMB_CLK_S 202 30 DDR3_DRAMRST# 5,16


SCL RESET#
16,28,48,53,55 SMB_DAT_S 200
SDA
DDR3_DIMM_204P
12V02GIRM001

M_B_DIM0_CLK_DDR2

H:8MM
1

R1722
150Ohm C1752 +1.5V_DDR3 +1.5V_DDR3
@ 10PF/50V
2

CON1702A CON1702B
2

M_B_DIM0_CLK_DDR#2 M_B_A0 98 5 M_B_DQ1 75 76


@ M_B_A1 A0 DQ0 M_B_DQ5 VDD1 VDD2
97 7 81 82

1
M_B_A2 A1 DQ1 M_B_DQ4 C1743 C1730 VDD3 VDD4 C1728 C1720
96 15 87 88
M_B_A3 A2 DQ2 M_B_DQ0 VDD5 VDD6
95 17 93 94
M_B_A4 A3 DQ3 M_B_DQ2 0.1UF/16V 0.1UF/16V VDD7 VDD8 0.1UF/16V 0.1UF/16V
92 4 99 100

2
M_B_DIM0_CLK_DDR3 M_B_A5 A4 DQ4 M_B_DQ7 VDD9 VDD10
91 6 105 106
A5 DQ5 VDD11 VDD12
M_B_A6 90 0 16 M_B_DQ3 111 112
1

M_B_A7 A6 DQ6 M_B_DQ6 VDD13 VDD14


86 18 117 118
A7 DQ7 VDD15 VDD16
1

R1723 M_B_A8 89 21 M_B_DQ12 Layout Note: Place these caps near SO DIMM 1 123 124
C1753 M_B_A9 A8 DQ8 M_B_DQ13 VDD17 VDD18
150Ohm 85 23
10PF/50V M_B_A10 A9 DQ9 M_B_DQ15
@ 107 33
2

M_B_A11 A10/AP DQ10 M_B_DQ14


84 35 2 3
2

M_B_DIM0_CLK_DDR#3 M_B_A12 A11 DQ11 M_B_DQ9 VSS1 VSS2


83 22 8 9
@ M_B_A13 A12/BC# DQ12 M_B_DQ8 VSS3 VSS4
119 24 13 14
M_B_A14 A13 DQ13 M_B_DQ11 VSS5 VSS6
M_B_A15
80
78
A14 1 DQ14
34
36 M_B_DQ10
19
25
VSS7 VSS8
20
26
+1.5V
A15 DQ15 VSS9 VSS10
B
DQ16
39 M_B_DQ16 31
VSS11 VSS12
32 PWR: 22UF*3PCS B
41 M_B_DQ17 37 38
102
DQ17
51 M_B_DQ22 43
VSS13 VSS14
44
EE:10UF*9PCS
5 M_B_DIM0_CLK_DDR3 CK1 DQ18 VSS15 VSS16
104 53 M_B_DQ19 48 49
5 M_B_DIM0_CLK_DDR#3 CK1# DQ19 VSS17 VSS18 +1.5V_DDR3
101 40 M_B_DQ21 54 55
5 M_B_DIM0_CLK_DDR2 CK0 DQ20 VSS19 VSS20
103 42 M_B_DQ20 60 61 Layout Note: Place these caps near SO DIMM 1
5 M_B_DIM0_CLK_DDR#2 CK0# DQ21 VSS21 VSS22
M_B_DQ18
121
2 DQ22
50
52 M_B_DQ23
65
71
VSS23 VSS24
66
72
5 M_B_DIM0_CS#3 S1# DQ23 VSS25 VSS26
114 57 M_B_DQ30 127 128
5 M_B_DIM0_CS#2 S0# DQ24 VSS27 VSS28
59 M_B_DQ26 133 134
DQ25 VSS29 VSS30

1
120 67 M_B_DQ25 138 139 C1754 C1749 C1756 C1755
5 M_B_DIM0_ODT3 ODT1 DQ26 VSS31 VSS32
116 69 M_B_DQ29 144 145 C1733 C1738 C1739 C1740 C1734 C1737 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
5 M_B_DIM0_ODT2 ODT0 DQ27 VSS33 VSS34
56 M_B_DQ28 150 151 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V 10UF/6.3V

2
M_B_W E# DQ28 M_B_DQ24 VSS35 VSS36 @ @ @
113 58 155 156
WE# DQ29 VSS37 VSS38
M_B_RAS#
M_B_CAS#
110
115
RAS# 3 DQ30
68
70
M_B_DQ27
M_B_DQ31
161
167
VSS39 VSS40
162
168
CAS# DQ31 M_B_DQ33 VSS41 VSS42
129 172 173
M_B_BS2 DQ32 M_B_DQ32 VSS43 VSS44
79 131 178 179
M_B_BS1 BA2 DQ33 M_B_DQ38 VSS45 VSS46 +0.75VS
108 141 184 185
M_B_BS0 BA1 DQ34 M_B_DQ34 VSS47 VSS48
109 143 189 190
BA0 DQ35 M_B_DQ36 VSS49 VSS50
130 195 196
DQ36 M_B_DQ37 VSS51 VSS52
5 M_B_DIM0_CKE3 74 132
CKE1 DQ37
5 M_B_DIM0_CKE2 73
CKE0 4 DQ38
140
142
M_B_DQ35
M_B_DQ39 T1702 1 PM_EXTTS#0_DIM_B 198
GND1
207
208
DQ39 EVENT# GND2

1
1 RN1702A M_B_DQ44 C1736 C1735 C1731 C1721
+3VS 10KOhm 2 201
SA1 DQ40
147
N/A
125
TEST
SMBus Slave Address: A6H 3 RN1702B M_B_DQ41 Reserve 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
10KOhm 4 197
SA0 DQ41
149
NP_NC1
205
157 M_B_DQ43 77 206 @ @

2
DQ42 M_B_DQ47 NC1 NP_NC2
159 122
M_B_DQS7 DQ43 M_B_DQ45 NC2
188 146 203 +0.75VS
DQS7 DQ44 +V_VREF_CA_DIMM1 VTT1
M_B_DQS#7
M_B_DQS6
186
171
DQS#7 5 DQ45
148
158
M_B_DQ40
M_B_DQ46 VTT2
204
+3VS
M_B_DQS#6 DQS6 DQ46 M_B_DQ42
169 160 126
M_B_DQS5 DQS#6 DQ47 M_B_DQ50 VREFCA
154 163 1 199
M_B_DQS#5 DQS5 DQ48 M_B_DQ52 VREFDQ VDDSPD
152 165
DQS#5 DQ49
1

1
M_B_DQS4 137 175 M_B_DQ55 C1729 DDR3_DIMM_204P C1744
M_B_DQS#4 DQS4 DQ50 M_B_DQ54 C1732 12V02GBRM001 C1742
135 177
M_B_DQS3 DQS#4 DQ51 M_B_DQ48 2.2UF/6.3V 0.1UF/16V 0.1UF/16V 2.2UF/6.3V
64 164
2

2
M_B_DQS#3 DQS3 DQ52 M_B_DQ53 @ @
62 166
M_B_DQS2 DQS#3 DQ53 M_B_DQ49
M_B_DQS#2
47
45
DQS2 6 DQ54
174
176 M_B_DQ51
M_B_DQS1 DQS#2 DQ55 M_B_DQ60 +V_VREF_DQ_DIMM1
29 181
M_B_DQS#1 DQS1 DQ56 M_B_DQ58
27 183
M_B_DQS0 DQS#1 DQ57 M_B_DQ63
12 191
DQS0 DQ58
M_B_DQS#0 10
DQS#0 DQ59
193 M_B_DQ61
Title : DDR3(2)_SO-DIMM1
1

180 M_B_DQ57 C1727


DQ60 M_B_DQ56 C1741
187
DM7 DQ61
182
M_B_DQ62 BG1-CSC-HW R&D Dept.5 Engineer: Ahren_chen
170 7 192 2.2UF/6.3V 0.1UF/16V
2

DM6 DQ62 M_B_DQ59 @ Size Project Name


153 194 Rev
DM5 DQ63
DM should connect to GND directly 136
Design Guide 0.9 p86 (436735) 63
DM4 D PLFG 1.0
A DM3 Date: Friday, February 03, 2012 Sheet 17 of 99 A
46
DM2
28
DM1
11
DM0
SMB_CLK_S 202 30 DDR3_DRAMRST#
SMB_DAT_S SCL RESET#
200
SDA
DDR3_DIMM_204P
12V02GBRM001

1202-000R000
(12V02GIRM001)

5 4 3 2 1
5 4 3 2 1

DDR3 Vref CA +1.5V_DDR3 +1.5V_DDR3 16,17

+V_VREF_CA_DIMM0 +V_VREF_CA_DIMM0 16
+V_VREF_DDR3 +V_VREF_CA_DIMM0
+V_VREF_DQ_DIMM0 +V_VREF_DQ_DIMM0 16
M_VREF 1 2 +V_VREF_CA_DIMM1
+V_VREF_CA_DIMM1 +V_VREF_CA_DIMM1 17
SP1801 R0402
+V_VREF_DQ_DIMM1 +V_VREF_DQ_DIMM1 17
83 M_VREF R1809 1 2 0Ohm 1 2
SP1802 R0402 +V_SM_VREF +V_SM_VREF 7
@
For DDR3_VREF command & address.
D R1.0 0121 D
+V_SM_VREF For M3 test only

M1: Fixed SO-DIMM VREF_DQ +1.5V_DDR3 SP1803 1 2 R0402


+V_VREF_DQ_DIMM0
DQ +1.5V_DDR3

2
+V_VREF_DQ_DIMM1
R1807 R1811
1KOhm R1801 1 2 0Ohm R1802 1 2 0Ohm 1KOhm

1
R1804 1 2 0Ohm R1803 1 2 0Ohm

@ @
1

1
C1801 R1808 R1.0 1231 C1802 R1810
0.1UF/16V 1KOhm 0.1UF/16V 1KOhm
2

2
R1805 1 2 0Ohm
2 9 DIMM0_VREF_DQ

2
@

R1806 1 2 0Ohm @
9 DIMM1_VREF_DQ

Default M1 M3 M1
M3: Processor Generated SO-DIMM VREFDQ
– New Requirement

If support M1 :(Sandy Bridge CPU Only)


C C
1. Un mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Mount R1801,R1804
==>CA and DQ are the same path

If support M1 and M3 :(Sandy Bridge/Ivy Bridge CPU)


1. Mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Un mount R1801,R1804
==> CA and DQ are separate path

Sandy Bridge CPU Only: M1 Implementation


Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation

B B

A A

Title : DDR3(3)_CA/DQ Voltage


PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 18 of 94
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

R1.4--2

Title : VID Controller


PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 19 of 94
5 4 3 2 1
5 4 3 2 1

RTC battery
+RTCBAT +3VA +VCC_RTC
D2001
R1.0
+VCC_RTC +VCC_RTC 22,27 Delete
1
3 ACZ_BCLK_AUD +RTCBAT
2 1 +RTC_BAT 2

1
R2001 1KOhm C2010 +3VA +3VA 27,30,48,63,65,81,88,93
1V/0.2A C2003

1
1UF/6.3V 10PF/50V +3VS

增增增增增
+3VS 4,16,17,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

2
3 J2001 R1.0 0110
4 BATT_HOLDER_2P +3VSUS_ORG +3VSUS_ORG 21,22,24,25,27
GND
EMI solution +1.05VM_ORG +1.05VM_ORG 27
2

D 12V20GBSM000 +VTT_PCH_VCCIO +VTT_PCH_VCCIO 26,27 D


Connector Type 1217-001L000
GND

Request by CSC
for CMOS clear
+VCC_RTC RTCRST# RC delay function
should be 18ms~25ms C2001 SP2005
R2003 1
CMOS Settings JRST2001
2 20KOhm 2 1RTC_X1_C 1 2
Clear CMOS Shunt GND R0402
15PF/50V

1
Open
1

1
Keep CMOS (Default) X2001
JRST2001 2 32.768KHZ R2002
1
1

10MOhm
2

C2004 SGL_JUMP GND 3


U2001A
1UF/6.3V @
2

2
RTC_X1 A20 C38 LPC_AD0 30,65

4
RTCX1 FWH0/LAD0
A38

LPC
FWH1/LAD1 LPC_AD1 30,65
T2015 2 1 RTC_X2 C20 B37 LPC_AD2 30,65
GND GND C2002 15PF/50V RTCX2 FWH2/LAD2
1 C37 LPC_AD3 30,65
T2011 GND RTC_RST# FWH3/LAD3
D20
RTCRST#
1 D36 LPC_FRAME# 30,65
R2004 1 SRTC_RST# FWH4/LFRAME#
2 20KOhm T2012 G22
SRTCRST# SNN_PCH_DRQ#0 T2032
1 E36 1

RTC
SM_INTRUDER# LDRQ0# SNN_LPC_DRQ#1 T2033
K22 K36 1
INTRUDER# LDRQ1#/GPIO23
1

+VCC_RTC 330KOhm 2 1% 1 R2006 PCH_INTVRMEN C17 V5 Serial Interrupt Request INT_SERIRQ 30,65
INTVRMEN SERIRQ
2

JRST2002 INTVRMEN: Integrated SUS 1.05V VRM Enables


1
1

R2005 Low: Enable External VRs


2

C2005 SGL_JUMP High:Enable Internal VRs AM3 SATA_RXN0 60


SATA0RXN
1MOhm 1UF/6.3V @ 41 ACZ_BCLK_AUD R2051 1 2 33Ohm ACZ_BCLK N34 AM1 SATA_RXP0 60
2

HDA_BCLK SATA0RXP

SATA 6G
AP7 SATA_TXN0 60 HDD1
1

SATA0TXN
PCH_INTVRMEN R2030 1 @ 2 200KOhm 41 ACZ_SYNC_AUD R2052 1 2 33Ohm ACZ_SYNC L34 AP5 SATA_TXP0 60
1% HDA_SYNC SATA0TXP
C
GND GND
41 SB_SPKR T10
SPKR SATA1RXN
AM10 SATA_RXN1 53 0928 C
AM8 SATA_RXP1 53
SATA1RXP
GND 41,42 ACZ_RST#_AUD R2055 1 2 33Ohm ACZ_RST# K34 AP11 SATA_TXN1 53 mSATA
HDA_RST# SATA1TXN
AP10 SATA_TXP1 53
SATA1TXP

TPM Settings JRST2002 41 ACZ_SDIN0_AUD E34 AD7 SATA_RXN2 60


HDA_SDIN0 SATA2RXN
AD5 SATA_RXP2 60
SATA2RXP
Clear ME RTC Shunt Remove TP G34
HDA_SDIN1 SATA2TXN
AH5 SATA_TXN2 60 ODD
AH4 SATA_TXP2 60
Registers C34
SATA2TXP

IHDA
HDA_SDIN2
Keep ME RTC Open SATA3RXN
AB8 SATA_RXN3 60 0928
Registers (Default) A34
HDA_SDIN3 SATA3RXP
AB10 SATA_RXP3 60 HDD2
30 PCH_FLASH_DESCRIPTOR R2050 1 @ 2 0Ohm AF3 SATA_TXN3 60
SATA3TXN
AF1 SATA_TXP3 60
R2053 1 ACZ_SDOUT SATA3TXP
41 ACZ_SDOUT_AUD 2 0Ohm A36

SATA
HDA_SDO
R2050 near R2008 Y7
SATA4RXN
Y5
R2054 1 @ SATA4RXP
30 MEFLSH_EN# 2 0Ohm HDA_DOCK_EN# C36 AD3
HDA_DOCK_EN#/GPIO33 SATA4TXN
AD1
T2002 CARDREADER_RESET SATA4TXP
1 N32
HDA_DOCK_RST#/GPIO13
Y3
SATA5RXN
Y1
SATA5RXP
AB3
T2024 PCH_JTAG_TCK_BUF J3 SATA5TXN
1 AB1
JTAG_TCK SATA5TXP
T2025 1 PCH_JTAG_TMS H7 Y11

JTAG
JTAG_TMS SATAICOMPO
T2026 1 PCH_JTAG_TDI K5 Y10 SATA_COMP R2007 1 1% 2 37.4Ohm +VTT_PCH_VCCIO
JTAG_TDI SATAICOMPI
T2027 1 PCH_JTAG_TDO H1
JTAG_TDO
AB12
SATA3RCOMPO
AB13 SATA3_COMP R2047 1 1% 2 49.9Ohm +VTT_PCH_VCCIO
SATA3COMPI

28,30 PCH_SPICLK T3 AH1 RBIAS_SATA3 R2048 1 1% 2 750Ohm GND


SPI_CLK SATA3RBIAS
Y14 @
B 28 PCH_SPICS0# SPI_CS0# B
1 2 +3VS
HDA_DKEN : Flash Descriptor Security Overide PCH_SPICS1# T1 R2025 10KOhm

SPI
28,30 PCH_SPICS1# SPI_CS1#
H = Disabled (Default) P3 SATA_LED#
SATALED# SATA_LED# 66
L = Enabled SATA0GP
28,30 PCH_SPISI V4 V14
SPI_MOSI SATA0GP/GPIO21
Note : Rising edge of PWROK
28,30 PCH_SPISO U3 P1 BBS_BIT0_R SP2003 2 1 R0402
SPI_MISO SATA1GP/GPIO19 BBS_BIT0 24
JRST3
1MM_OPEN_M1M2
HDA_DOCK_EN# 1 2 2 R2008 1 1KOhm COUGAR_POINT_ES1
1 2
02V000000001

0200-00HU000 C.S 907552 A1 QMVY BGA942 INTEL/COUGAR POINT PCH


R1.0 add JRST3 to follow BIC50. Joyoung 0628

Strap information: Pull High +3VS


SB_SPKR R2020 1 @ 2 1KOhm +3VS
SB_SPKR: No reboot strap INT_SERIRQ 1 2
Low: Disable (Default) R2026 10KOhm
High:Enable
SATA0GP 1 2
ACZ_SDOUT R2034 1 @ 2 1KOhm +3VSUS_ORG R2027 10KOhm

ACZ_SDOUT:
1.Flash descriptor security:
Sampled Low: in effect. ACZ_SYNC R2036 1 2 1KOhm +3VSUS_ORG
Sampled High: override
VCCVRAM use +1.5VS in mobile
2.ACZ_SDOUTwhich sample high on the rising edge of PWROK
Will also disable Intel ME.

A A
ACZ_SYNC: On Die PLL VR voltage selector
Low: 1.8V (Default)
High: 1.5V
note : CRB has no strap
Hrron River Platform Schematic Design Checklist
(438390 page 48)

Title : PCH(1)_SATA,IHDA,RTC,LPC
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 20 of 94
5 4 3 2 1
5 4 3 2 1

+3VS +3VS 4,16,17,20,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

+VTT_PCH_ORG +VTT_PCH_ORG 22,26,27

+3VSUS_ORG +3VSUS_ORG 20,22,24,25,27

U2001B CLK_BUF_CPYCLK_N RN2108B


3 10KOhm 4
CLK_BUF_CPYCLK_P 1 RN2108A
10KOhm 2
40 PCIE_RXN1_CR BG34
PERn1 EXT_SCI#
40 PCIE_RXP1_CR BJ34 E12 EXT_SCI# 30
D
C2107 PCIE_TXN1_CR_C PERp1 SMBALERT#/GPIO11 CLK_BUF_EXP_N D
40 PCIE_TXN1_CR 1 2 0.1UF/16V AV32 1 10KOhm 2 RN2109A
C2114 PCIE_TXP1_CR_C PETn1 SCL_3A CLK_BUF_EXP_P
40 PCIE_TXP1_CR 1 2 0.1UF/16V AU32 H14 SCL_3A 28 3 10KOhm 4 RN2109B
PETp1 SMBCLK CLK_BUF_DOT96_N RN2110A
1 10KOhm 2
BE34 C9 SDA_3A SDA_3A 28 CLK_BUF_DOT96_P 3 4 RN2110B
55 PCIE_RXN2_WLAN PERn2 SMBDATA 10KOhm
BF34 CLK_BUF_CKSSCD_N 3 4 RN2111B
55 PCIE_RXP2_WLAN PERp2 10KOhm
55 PCIE_TXN2_WLAN C2103 1 2 0.1UF/16V PCIE_TXN2_WLAN_C BB32 CLK_BUF_CKSSCD_P 1 2 RN2111A
PETn2 10KOhm
C2104 1 2 0.1UF/16V PCIE_TXP2_WLAN_C AY32

SMBUS
55 PCIE_TXP2_WLAN PETp2
A12 DRAMRST_CNTRL_PCH CLK_BUF_REF14 R2116 1 2 10KOhm
SML0ALERT#/GPIO60 DRAMRST_CNTRL_PCH 5,9
53 PCIE_RXN3_mSATA BG36
PERn3 SML0_CLK T2133
53 PCIE_RXP3_mSATA BJ36 C8 1
C2106 PCIE_TXN3_mSATA_C PERp3 SML0CLK
53 PCIE_TXN3_mSATA 1 2 0.1UF/16V AV34 CLOCK TERMINATION for FCIM
C2105 PCIE_TXP3_mSATA_C PETn3 SML0_DAT
53 PCIE_TXP3_mSATA 1 2 0.1UF/16V AU34 G12 1 T2134 Default power-on mode is ICC. GND
PETp3 SML0DATA
@
51 PCIE_RXN_USB30 @ BF36
PERn4
51 PCIE_RXP_USB30 BE36
C2108 PCIE_TXN4_USB30_C PERp4 SML1ALERT# +3VSUS_ORG
51 PCIE_TXN_USB30 1 2 0.1UF/16V AY34 C13 1 T2121
C2113 PCIE_TXP4_USB30_C PETn4 SML1ALERT#/PCHHOT#/GPIO74
51 PCIE_TXP_USB30 1 2 0.1UF/16V BB34
PETp4 SML1_CLK
/FL1009 E14 SML1_CLK 28

PCI-E*
SML1CLK/GPIO58
/FL1009 BG37
PERn5 SML1_DAT EXT_SCI# R2117 1
BH37 M16 SML1_DAT 28 2 10KOhm
PERp5 SML1DATA/GPIO75
AY36
PETn5 SCL_3A RN2103B
BB36 4 3 2.2KOhm
PETp5

33 PCIE_RXN6_LAN BJ38 SDA_3A RN2103A 2 1 2.2KOhm


PERn6
33 PCIE_RXP6_LAN BG38

Controller
C2110 PCIE_TXN6_GLAN_C PERp6
33 PCIE_TXN6_LAN 1 2 0.1UF/16V AU36 M7 1 T2135
C2111 PCIE_TXP6_GLAN_C PETn6 CL_CLK1 DRAMRST_CNTRL_PCH
33 PCIE_TXP6_LAN 1 2 0.1UF/16V AV36 R2120 1 2 1KOhm
PETp6

Link
BG40 T11 1 T2136
PERn7 CL_DATA1 SML0_CLK RN2104B
BJ40 3 2.2KOhm 4
PERp7
AY40
PETn7 T2137 SML0_DAT RN2104A
BB40 P10 1 1 2.2KOhm 2
PETp7 CL_RST1#
BE38 SML1_CLK 3 RN2105B
PERn8 2.2KOhm 4
BC38
PERp8 SML1_DAT RN2105A
AW38 1 2.2KOhm 2
PETn8
AY38
PETp8 SML1ALERT# R2125 1
C 2 10KOhm C
M10 CLK_REQ_PEG_A# SP2114 1 2 R0402 CLKREQ_PEG# 70
T2110 CLK_PCH_SRC0_N PEG_A_CLKRQ#/GPIO47
1 Y40
T2111 CLK_PCH_SRC0_P CLKOUT_PCIE0N 100MHz
1 Y39
CLKOUT_PCIE0P CLK_PCIE_PEG#_PCH_L SP2115 1
AB37 2 R0402 CLK_PCIE_PEG#_PCH 70
CLKOUT_PEG_A_N

CLOCKS
T2103 1 CLK_REQ0# J2 100MHz AB38 CLK_PCIE_PEG_PCH_L SP2116 1 2 R0402 +3VS
PCIECLKRQ0#/GPIO73 CLKOUT_PEG_A_P CLK_PCIE_PEG_PCH 70
DGPU_EDID_SELECT# R2144 1 @ 2 10KOhm
SP2117 2 1 CLK_PCH_SRC1_N AB49 AV22
40 CLK_PCIE_CR#_PCH CLKOUT_PCIE1N 100MHz 100MHz CLKOUT_DMI_N CLK_EXP_N 4
SP2118 2 1 CLK_PCH_SRC1_P AB47 AU22 DGPU_PRSNT# R2126 1 /UMA 2 10KOhm
40 CLK_PCIE_CR_PCH CLKOUT_PCIE1P CLKOUT_DMI_P CLK_EXP_P 4
SP2112 2 1 CLK_REQ1# M1 DGPU_PRSNT# R2134 1 /DGPU 2 10KOhm
40 CLK_REQ1_CR# PCIECLKRQ1#/GPIO18
AM12 CLK_DP_N
120MHz CLKOUT_DP_N CLK_DP_N 4
AM13 CLK_DP_P
CLKOUT_DP_P CLK_DP_P 4
SP2101 1 2 R0402 CLK_PCH_SRC2_N AA48
55 CLK_PCIE_WLAN#_PCH CLKOUT_PCIE2N 100MHz
55 CLK_PCIE_WLAN_PCH SP2102 1 2 R0402 CLK_PCH_SRC2_P AA47 GND
CLKOUT_PCIE2P CLK_BUF_EXP_N
BF18
SP2103 1 100MHz CLKIN_DMI_N
55 CLK_REQ2_WLAN# 2 R0402 CLK_REQ2# V10 BE18 CLK_BUF_EXP_P
PCIECLKRQ2#/GPIO20 CLKIN_DMI_P

SP2104 1 2 R0402 CLK_PCH_SRC3_N Y37 BJ30 CLK_BUF_CPYCLK_N PCH CLKREQ Setting:


53 CLK_PCIE_mSATA#_PCH CLKOUT_PCIE3N 100MHz CLKIN_GND1_N
53 CLK_PCIE_mSATA_PCH SP2105 1 2 R0402 CLK_PCH_SRC3_P Y36 BG30 CLK_BUF_CPYCLK_P Not connected to device.
CLKOUT_PCIE3P CLKIN_GND1_P
SP2106 1 2 R0402 CLK_REQ3# A8
53 CLK_REQ3_PCIE_mSATA# PCIECLKRQ3#/GPIO25
G24 CLK_BUF_DOT96_N R1.0 0118
COUGAR_POINT_ES1 96MHz CLKIN_DOT_96N E24 CLK_BUF_DOT96_P +3VSUS_ORG
SP2119 2 CLK_PCH_SRC4_N CLKIN_DOT_96P
4.USB3.0 51 CLK_PCIE_USB#_PCH 1 Y43
CLKOUT_PCIE4N 100MHz
SP2120 2 1 CLK_PCH_SRC4_P Y45 CLK_REQ6_LAN# R2149 1 2 10KOhm
51 CLK_PCIE_USB_PCH CLKOUT_PCIE4P
AK7 CLK_BUF_CKSSCD_N
SP2113 2 1 CLK_REQ4# L12 100MHz CLKIN_SATA_N AK5 CLK_BUF_CKSSCD_P CLK_REQ0# R2154 1 2 10KOhm
51 CLK_REQ_USB30# PCIECLKRQ4#/GPIO26 CLKIN_SATA_P
CLK_REQ3# R2156 1 @ 2 10KOhm
T2125 1 CLK_PCH_SRC5_N V45 14.31818MHz K45 CLK_BUF_REF14 C2101
T2126 CLK_PCH_SRC5_P CLKOUT_PCIE5N 100MHz REFCLK14IN R1.0 CLK_REQ3# is change to +3VSUS 0609
1 V46 1 2 GND
CLKOUT_PCIE5P

R2142

3
T2127 1 CLK_REQ5# L14 33MHz H45 10PF/50V CLK_REQ4# R2157 1 2 10KOhm
PCIECLKRQ5#/GPIO44 CLKIN_PCILOOPBACK CLK_PCI_FB 24

2
4 CLK_REQ5# R2158 1 2 10KOhm
B B
T2116 1 CLK_PCH_PEG_B_N AB42 V47 XTAL25_IN
T2117 CLK_PCH_PEG_B_P CLKOUT_PEG_B_N 100MHz XTAL25_IN XTAL25_OUT CLK_REQ7# R2159
1 AB40 V49 2 GND 1 2 10KOhm
CLKOUT_PEG_B_P XTAL25_OUT X2103
T2112 1 CLK_REQ_PEG_B# E6 25MHZ CLK_REQ_PEG_B# R2160 1 2 10KOhm

1
PEG_B_CLKRQ#/GPIO56

1MOhm

1
Y47 XCLK_COMP R2106 1 2 90.9Ohm +VCCDIFFCLKN C2102 CLK_REQ_PEG_A# R2161 1 2 10KOhm
CLK_PCH_SRC6_N XCLK_RCOMP
33 CLK_PCIE_LAN#
SP2107 1 2 R0402 V40 1 2XTAL25_OUT_C 1 2 GND
SP2108 1 CLKOUT_PCIE6N 100MHz
33 CLK_PCIE_LAN 2 R0402 CLK_PCH_SRC6_P V42
CLKOUT_PCIE6P R0402 10PF/50V
33 CLK_REQ6_LAN# SP2109 1 2 R0402 CLK_REQ6# T13 SP2111
PCIECLKRQ6#/GPIO45
T2123 1 CLK_PCH_SRC7_N V38 K43 DGPU_EDID_SELECT# 1 T2122 Connected to device.
CLKOUT_PCIE7N 100MHz CLKOUTFLEX0/GPIO64
FLEX CLOCKS

T2124 1 CLK_PCH_SRC7_P V37


CLKOUT_PCIE7P CLK_OUT1 T2141 +3VS
F47 1
T2118 CLK_REQ7# CLKOUTFLEX1/GPIO65
1 K12
PCIECLKRQ7#/GPIO46 CLK_OUT2 T2139
H47 1
CLKOUTFLEX2/GPIO66
AK14
CLKOUT_ITPXDP_N 100MHz
R1.0 Remove PCIE_CLK_XDP 0602 AK13
CLKOUT_ITPXDP_P CLKOUTFLEX3/GPIO67
K49 DGPU_PRSNT# 1 T2140 CLK_REQ2_WLAN# R2133 1 @ 2 10KOhm

CLK_REQ1# R2155 1 @ 2 10KOhm


02V000000001

CLK_REQ4# R2145 1 @ 2 10KOhm

CLK_REQ6_LAN# R2143 1 @ 2 10KOhm

CLK_REQ2_WLAN# R2138 1 2 10KOhm

CLK_REQ3# R2162 1 2 10KOhm

CLK_REQ1# R2166 1 2 10KOhm


A A

GND

Title : PCH(2)_PCIE,CLK,SMB,PEG
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 21 of 94
5 4 3 2 1
5 4 3 2 1

+3VSUS_ORG +3VSUS_ORG 20,21,24,25,27

+3VS +3VS 4,16,17,20,21,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

+VTT_PCH_ORG +VTT_PCH_ORG 26,27


U2001C
+3VA +3VA 20,27,30,48,63,65,81,88,93

3 DMI_RXN0 BC24 BJ14 FDI_TXN0 3 +VCC_RTC +VCC_RTC 20,27


DMI0RXN FDI_RXN0
3 DMI_RXN1 BE20 AY14 FDI_TXN1 3
DMI1RXN FDI_RXN1
3 DMI_RXN2 BG18 BE14 FDI_TXN2 3 +3VSUS +3VSUS 4,24,27,28,30,33,65,81,85,92
DMI2RXN FDI_RXN2
3 DMI_RXN3 BG20 BH13 FDI_TXN3 3
DMI3RXN FDI_RXN3
BC12 FDI_TXN4 3 +5VSUS +5VSUS 27,30,60,61,63,65,66,82,83,84,85,91
FDI_RXN4
3 DMI_RXP0 BE24 BJ12 FDI_TXN5 3
DMI0RXP FDI_RXN5
3 DMI_RXP1 BC20 BG10 FDI_TXN6 3 +12VSUS +12VSUS 28,60,81,91
DMI1RXP FDI_RXN6
3 DMI_RXP2 BJ18 BG9 FDI_TXN7 3
DMI2RXP FDI_RXN7
3 DMI_RXP3 BJ20
DMI3RXP
BG14 FDI_TXP0 3
D FDI_RXP0 D
3 DMI_TXN0 AW24 BB14 FDI_TXP1 3
DMI0TXN FDI_RXP1
3 DMI_TXN1 AW20 BF14 FDI_TXP2 3
DMI1TXN FDI_RXP2
3 DMI_TXN2 BB18 BG13 FDI_TXP3 3
DMI2TXN FDI_RXP3
AV18 BE12

DMI
FDI
3 DMI_TXN3 DMI3TXN FDI_RXP4 FDI_TXP4 3
BG12 FDI_TXP5 3
FDI_RXP5
3 DMI_TXP0 AY24 BJ10 FDI_TXP6 3
DMI0TXP FDI_RXP6
3 DMI_TXP1 AY20 BH9 FDI_TXP7 3
DMI1TXP FDI_RXP7
3 DMI_TXP2 AY18
DMI2TXP
3 DMI_TXP3 AU18
DMI3TXP FDI_INT_R SP2201 1
AW16 2 R0402 FDI_INT 3
FDI_INT
BJ24 AV12 FDI_FSYNC0_R SP2202 1 2 R0402 FDI_FSYNC0 3
DMI_ZCOMP FDI_FSYNC0

+VTT_PCH_ORG R2201 2 1% 1 49.9Ohm DMI_COMP_R BG25 BC10 FDI_FSYNC1_R SP2203 1 2 R0402 FDI_FSYNC1 3
DMI_IRCOMP FDI_FSYNC1

GND R2202 2 1% 1 750Ohm RBIAS_CPY BH21 AV14 FDI_LSYNC0_R SP2204 1 2 R0402 FDI_LSYNC0 3
DMI2RBIAS FDI_LSYNC0
BB10 FDI_LSYNC1_R SP2205 1 2 R0402 FDI_LSYNC1 3
FDI_LSYNC1

R2215 1 @ 2 330KOhm GND DSWODVREN - On Die DSW VR Enable


A18 DSWODVREN R2214 1 2 330KOhm +VCC_RTC HIGH - Enabled(DEFAULT) ; LOW-Disabled
DSWVRMEN

System Power Management


T2208 SUS_PWR_ACK_R SP2216 1 2 R0402
1 SUSACK# R2203 2 @ 1 0Ohm SUSACK#_R C12 E22 PCH_DPROK SP2220 1 2 R0402 PM_RSMRST_R
SUSACK# DPWROK

+3VS R2205 2 1 10KOhm


PM_SYSRST#_R K3 B9 PCIE_WAKE# 33,51,53
SYS_RESET# WAKE#
1 2
1.2V/0.1A @ D2201
SYS_PWROK SP2217 1 2 R0402 SYS_PWROK_R P12 N3 PM_CLKRUN# 30
SYS_PWROK CLKRUN#/GPIO32
R1.0
T2206
30,92 PM_PWROK SP2212 1 2 R0402 PM_PCH_PWROK_R L22 G8 SUS_STAT 1 Remove SUSCLK signal for TPM 0906
PWROK SUS_STAT#/GPIO61
T2205
SP2221 1 2 R0402 PM_APWROK_R L10 N14 SUS_CLK 1 R1.1 Remove SUS_CLK signal 0809
APWROK SUSCLK/GPIO62
C C
T2204
4 PM_DRAM_PWRGD B13
DRAMPWROK SLP_S5#/GPIO63
D10 SLP_S5# 1 R1.0 delete SP2215 for unuse. Joyoung 0617

PM_RSMRST# has pull down 10k ohm in EC 30 PM_RSMRST# SP2213 1 2 R0402 PM_RSMRST_R C21 H4 SLP_S4#_R SP2206 1 2 R0402 PM_SUSC# 30
RSMRST# SLP_S4#

30 ME_SUSPWRDNACK SP2218 1 2 R0402 SUS_PWR_ACK_R K16 F4 SLP_S3#_R SP2207 1 2 R0402 PM_SUSB# 30


SUSWARN#/SUSPWRDNACK/GPIO30 SLP_S3#

SP2214 1 2 R0402 ME_PM_SLP_A#_R R2216 @ 1 0Ohm


30 PM_PWRBTN# E20
PWRBTN# SLP_A#
G10 2 ME_PM_SLP_A# 30 i-AMT
R1.0 0110
30 ME_AC_PRESENT SP2219 1 2 R0402 AC_PRESENT_R H20 G16 SLP_SUS#_R 2 @ 1 0Ohm SLP_SUS# 30
ACPRESENT/GPIO31 SLP_SUS# R2217 R1.0 0121
T2201
1 BATLOW# E10 AP14 H_PM_SYNC 4
BATLOW#/GPIO72 PMSYNCH
T2202
RI# ME_PM_SLP_LAN#_R
R2218 @ 1 0Ohm
1 A10
RI# SLP_LAN#/GPIO29
K14 2 ME_PM_SLP_LAN# 30 i-AMT
R1.0 cut trace. Joyoung 0614
02V000000001
COUGAR_POINT_ES1 R1.0 0121

SYS_PWROK for PCH

R2204 2 @ 1 0Ohm
+3VSUS

B B
U2201
PM_PWROK 1 A 5
VCC

92 DELAY_VR_AND_ALL_SYS 2 B

3 GND 4 SYS_PWROK
Y
Vcc=2~5.5
@

R2206 2 1 0Ohm

+3VSUS_ORG

RI# R2223 1 2 10KOhm

+3VSUS +5VSUS +12VSUS


BATLOW# R2224 1 2 10KOhm

R1.0 0120
1

5%
R2230 R2232 R2231 PCIE_WAKE# R2225 1 2 1KOhm
10KOhm 10KOhm 100KOhm
@ @ @
2

+3VS
R1.0 0120
PS_S3CNTRL_1.5V 7
PM_CLKRUN# R2220 1 2 10KOhm ME_PM_SLP_A#_R R2226 1 @ 2 10KOhm
Q2203B
A A
3

UM6K1N
@ PM_PWROK R2221 1 2 10KOhm ME_SUSPWRDNACK R2227 1 2 10KOhm
5
4

Q2203A GND ME_AC_PRESENT R2228 1 2 10KOhm


6

UM6K1N
@
SP2211 1 2 R0402 2
24,30,63,91,92 SUSB_EC#
ME_PM_SLP_LAN#_R R2229 1 @ 2 10KOhm
1

PM_SUSB# R2241 2
@
1 0Ohm Title : PCH(3)_FDI,DMI,SYS PWR
PEGATRON COMPUTER INC Engineer: Wing_Cheng
GND GND Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 22 of 94
5 4 3 2 1
5 4 3 2 1

+3VS +3VS 4,16,17,20,21,22,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92 U2001D


+3VS SP2301 1 2 R0402 J47 AP43
37 LCD_BACKEN_PCH L_BKLTEN SDVO_TVCLKINN
SP2302 1 2 R0402 M45 AP45
37 LCD_VDD_EN_PCH L_VDD_EN SDVO_TVCLKINP

37 LCD_BL_PWM_PCH P45 AM42


L_CTRL_CLK RN2301A L_BKLTCTL SDVO_STALLN
1 2.2KOhm 2 AM40
SDVO_STALLP
37 LVDS_DDCCLK_PCH T40
L_DDC_CLK
37 LVDS_DDCDAT_PCH K47 AP39
L_DDC_DATA SDVO_INTN
L_CTRL_DATA 3 2.2KOhm 4
RN2301B R1.0 Direct link. Joyoung 0614 SDVO_INTP
AP40
T2301 1 L_CTRL_CLK T45
T2302 L_CTRL_DATA L_CTRL_CLK
R1.0 0119 1 P39
L_CTRL_DATA
DDC2BC_PCH 1 RN2303A
2.2KOhm 2 Use eDP panel ,L_DDC_DADA is NC R2301 2 1 2.37KOhm AF37 P38

SDVO
R2302 @ LVD_IBG SDVO_CTRLCLK
Un mount R2307 2 1 0Ohm AF36 M39
D LVD_VBG SDVO_CTRLDATA D

Display Port B
DDC2BD_PCH 3 RN2303B
2.2KOhm 4
SP2303 1 2 R0402 AE48
LVD_VREFH
AE47 AT49
LVD_VREFL DDPB_AUXN
AT47
GND DDPB_AUXP
AT40
DDPB_HPD
AK39

LVDS
37 LVDSA_LCLKN_PCH LVDSA_CLK#
37 LVDSA_LCLKP_PCH AK40 AV42
LVDSA_CLK DDPB_0N
AV40
DDPB_0P
Frank 37 LVDSA_L0N_PCH AN48
LVDSA_DATA#0 DDPB_1N
AV45

Digital Display Interface


0506 Pull up 2.2k ohm in DDC bus for CRT and LVDS . 37 LVDSA_L1N_PCH AM47 AV46
LVDSA_DATA#1 DDPB_1P
37 LVDSA_L2N_PCH AK47 AU48
LVDSA_DATA#2 DDPB_2N
AJ48 AU47
LVDSA_DATA#3 DDPB_2P
AV47
DDPB_3N
37 LVDSA_L0P_PCH AN47 AV49
LVDSA_DATA0 DDPB_3P
37 LVDSA_L1P_PCH AM49
LVDSA_DATA1
37 LVDSA_L2P_PCH AK49
LVDSA_DATA2
AJ47 P46
LVDSA_DATA3 DDPC_CTRLCLK
P42
DDPC_CTRLDATA

Display Port C
37 LVDSB_LCLKN_PCH AF40
LVDSB_CLK#
37 LVDSB_LCLKP_PCH AF39 AP47
LVDSB_CLK DDPC_AUXN
AP49
DDPC_AUXP
37 LVDSB_L0N_PCH AH45 AT38
LVDSB_DATA#0 DDPC_HPD
37 LVDSB_L1N_PCH AH47
LVDSB_DATA#1
37 LVDSB_L2N_PCH AF49 AY47
LVDSB_DATA#2 DDPC_0N
AF45 AY49
LVDSB_DATA#3 DDPC_0P
AY43
DDPC_1N
Frank 37 LVDSB_L0P_PCH AH43
AH49
LVDSB_DATA0 DDPC_1P
AY45
BA47
37 LVDSB_L1P_PCH LVDSB_DATA1 DDPC_2N
0426 modify CRT net name. 37 LVDSB_L2P_PCH AF47
LVDSB_DATA2 DDPC_2P
BA48
AF43 BB47
LVDSB_DATA3 DDPC_3N
BB49
DDPC_3P

CRT_B_PCH 50 ohm JP2301 2 1 SHORT_PIN 37.5 ohm B_PCH N48 M43


38 DAC_B_PCH CRT_BLUE DDPD_CTRLCLK HDMI_DDC_CLK_PCH 39
CRT_G_PCH 50 ohm JP2302 2 1 SHORT_PIN 37.5 ohm G_PCH P49 M36
38 DAC_G_PCH CRT_GREEN DDPD_CTRLDATA HDMI_DDC_DATA_PCH 39

Display Port D
CRT_R_PCH 50 ohm 2 1 37.5 ohm R_PCH T49
38 DAC_R_PCH CRT_RED
C JP2303 SHORT_PIN C
AT45 DDPD_AUXN 1 T2303

CRT
DDPD_AUXN DDPD_AUXP T2304
38 DDC2BC_PCH T39 AT43 1
CRT_DDC_CLK DDPD_AUXP
38 DDC2BD_PCH M40 BH41 HDMI_HPD_PCH 39
CRT_DDC_DATA DDPD_HPD
1

1
R2304 R2305 R2306 BB43
DDPD_0N HDMI_TXN2_PCH 39
SP2304 1 2 R0402 M47 BB45
38 DAC_HSYNC_PCH CRT_HSYNC DDPD_0P HDMI_TXP2_PCH 39
150Ohm 150Ohm 150Ohm SP2305 1 2 R0402 M49 BF44
38 DAC_VSYNC_PCH CRT_VSYNC DDPD_1N HDMI_TXN1_PCH 39
BE44 HDMI_TXP1_PCH 39
2

2
DDPD_1P
BF42 HDMI_TXN0_PCH 39
R2303 0.5% 1 1KOhm DDPD_2N
GND 2 T43 BE42 HDMI_TXP0_PCH 39
/UMA /UMA /UMA DAC_IREF DDPD_2P
Close to CPU GND T42 BJ42 HDMI_CLKN_PCH 39
GND CRT_IRTN DDPD_3N
BG42 HDMI_CLKP_PCH 39
DDPD_3P

COUGAR_POINT_ES1
02V000000001

CRT Disable: (For discrete graphic)


DisPlay Port Disable: (For discrete graphic) LVDS Disable: (For discrete graphic)
1. NC:
1. NC: 1. NC:
CRT_RED,CRT_GREEN,CRT_BLUE
ALL LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
CRT_HSYCN,CRT_VSYNC
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
2. 1-kΩ ±0.5% pull-down to GND:
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
DAC_IREF
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
3. Connected to GND:
B LVD_VREFL, LVD_IBG, LVD_VBG B
CRT_ITRN
2. Connected to GND:
4. Connect to +V3.3:
VccALVDS,VccTX_LVDS
VCCADAC

A A

Title : PCH(4)_DP,LVDS,CRT
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 23 of 94
5 4 3 2 1
5 4 3 2 1

+3VSUS +3VSUS 4,22,27,28,30,33,65,81,85,92

+3VS +3VS +3VS 4,16,17,20,21,22,23,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

+3V +3V 4,37,51,63,65,91

1
R2430 +3VSUS_ORG
U2001E +3VSUS_ORG 20,21,22,25,27
10KOhm
@ AY7 +12VS
RSVD1 +12VS 28,39,41,91
AV7
RSVD2
BG26 AU3 +1.8VS +1.8VS 7,25,26,63,84

2
TP1 RSVD3
BJ26 BG4
U2402 TP2 RSVD4
BH25
R2415 @ DGPU_PWR_EN TP3
+3VSUS 5 1 1 2 0Ohm BJ16 AT10
VCC A TP4 RSVD5
2 SUSB_EC# 22,30,63,91,92 BG16 BC8
R2414 @ B TP5 RSVD6
91 VGA_PWRON 1 2 0Ohm 4 3 GND AH38
Y GND TP6
AH37 AU2
D
SN74LVC1G08DCKR TP7 RSVD7 D
AK43 AT4
@ TP8 RSVD8
AK45 AT3
TP9 RSVD9
C18 AT1
TP10 RSVD10
N30 AY3
R2413 TP11 RSVD11
1 2 0Ohm H3 AT5
TP12 RSVD12
AH12 AV3
TP13 RSVD13
AM4 AV1
TP14 RSVD14
AM5 BB1
TP15 RSVD15
Y13 BA3
TP16 RSVD16
K24 BB5
TP17 RSVD17
L24 BB3
TP18 RSVD18
AB46 BB7
TP19 RSVD19
AB45 BE8

RSVD
TP20 RSVD20
BD4
RSVD21
BF6
RSVD22
B21 AV5
TP21 RSVD23 NV_RCOMP R2427 1 1%
M20 AV10 2 32.4Ohm GND
TP22 RSVD24 @
AY16
TP23
BG46 AT8
TP24 RSVD25
USB PORT
AY5
RSVD26
BA2
RSVD27
61 USB3_RX1_N BE28
TP25
USB P00 External 2.0/3.0
61 USB3_RX2_N BC30 AT12
TP26 RSVD28
BE32
TP27 RSVD29
BF3 USB P01 External 2.0/3.0
BJ32
TP28
61 USB3_RX1_P BC28 USB P02
TP29
61 USB3_RX2_P BE30
TP30
BF32 USB P03 External 2.0
TP31 USB_PN0
BG32 C24 USB_PN0 61
TP32 USBP0N USB_PP0
61 USB3_TX1_N AV26
TP33 USBP0P
A24 USB_PP0 61 USB P04
BB26 C25 USB_PN1
61 USB3_TX2_N TP34 USBP1N USB_PN1 61
AU28 B25 USB_PP1 USB P05 WiFi
TP35 USBP1P USB_PP1 61
AY30 C26
TP36 USBP2N
61 USB3_TX1_P AU26
TP37 USBP2P
A26 USB P07
AY26 K28 USB_PN3
61 USB3_TX2_P TP38 USBP3N USB_PN3 61
C AV28 H28 USB_PP3
USB_PP3 61
USB P08 Camera C
TP39 USBP3P USB_PN4 T2426
AW30 E28 1
+3VS TP40 USBP4N
D28 USB_PP4 1 T2427 USB P09 External 2.0
USBP4P USB_PN5
C28 USB_PN5 55
USBP5N USB_PP5
USBP5P
A28 USB_PP5 55 USB P10 BT
1 10KOhm 2 RN2403A SATA_ODD_DA# C29
EXTTS_SNI_DRV1_PCH USBP6N
3 10KOhm 4 RN2403B
USBP6P
B29 USB P11 PCIE/mSATA
5 10KOhm 6 RN2403C DGPU_SELECT# INT_PIRQA# K40 N28 USB_PN7 1 T2422
INT_PIRQA# INT_PIRQB# PIRQA# USBP7N USB_PP7
7 8 RN2403D K38 M28 1 T2423 USB P12

PCI
10KOhm PIRQB# USBP7P
INT_PIRQC# H38 L30 USB_PN8
PIRQC# USBP8N USB_PN8 37
INT_PIRQD# G38 K30 USB_PP8
USB_PP8 37
USB P13
PIRQD# USBP8P USB_PN9
G30 USB_PN9 61
+3VS SP2403 1 USBP9N
2 R0402 DGPU_HOLD_RST#_R C46 E30 USB_PP9

USB
70 DGPU_HOLD_RST# REQ1#/GPIO50 USBP9P USB_PP9 61
T2406 1 DGPU_SELECT# C44 C30 USB_PN10 1 T2424
DGPU_PWR_EN REQ2#/GPIO52 USBP10N USB_PP10 T2425
63 DGPU_PWR_EN E40 A30 1
REQ3#/GPIO54 USBP10P USB_PN11
L32 USB_PN11 53
BBS_BIT1 USBP11N USB_PP11
D47 K32 USB_PP11 53
RN2407A MPC_PWR_CTRL# T2404 DGPU_PWM_SELECT# GNT1#/GPIO51 USBP11P USB_PN12 T2416
210KOhm 1 1 E42 G32 1
RN2407B INT_PIRQB# STP_A16OVR GNT2#/GPIO53 USBP12N USB_PP12 T2417
410KOhm 3 F46 E32 1
RN2407C INT_PIRQC# GNT3#/GPIO55 USBP12P
610KOhm 5 C32
RN2407D INT_PIRQD# COUGAR_POINT_ES1 USBP13N
810KOhm 7 A32
R2405 1 @ MPC_PWR_CTRL# USBP13P
GND 2 1KOhm G42
SATA_ODD_DA# PIRQE#/GPIO2
60 SATA_ODD_DA# G40
EXTTS_SNI_DRV0_PCH PIRQF#/GPIO3
C42 C33
EXTTS_SNI_DRV1_PCH PIRQG#/GPIO4 USBRBIAS# +3VSUS_ORG
D44
PIRQH#/GPIO5
B33 USB_BIAS R2424 1 1% 2 22.6Ohm GND
T2401 PCI_PME# USBRBIAS
1 K10
PME#
4 PLT_RST# PLT_RST# C6 A14 OC0#/GPIO59 1 2 RN2402A
+3VS PLTRST# OC0#/GPIO59 10KOhm
A15:R2409=100ohm for EA . K20 OC1#/GPIO40 7 8 RN2402D
OC1#/GPIO40 10KOhm
B17 OC2#/GPIO41 5 6 RN2401C
OC2#/GPIO41 10KOhm
T2402 1 CLKOUT_PCI0_R H49 C16 OC3#/GPIO42 7 8 RN2401D
CLKOUT_PCI0 OC3#/GPIO42 10KOhm
10KOhm 2 @ 1 R2420 DGPU_PWM_SELECT# 21 CLK_PCI_FB 22Ohm 2 1 R2409 CLK_PCI_FB_R H43 L16 OC4#/GPIO43 5 6 RN2402C
CLKOUT_PCI1 33MHz OC4#/GPIO43 10KOhm
10KOhm 2 1 R2421 EXTTS_SNI_DRV0_PCH 30 CLK_KBCPCI_PCH 22Ohm 2 1 R2410 CLK_KBCPCI_PCH_R J48 A16 OC5#/GPIO9 1 2 RN2401A
CLKOUT_PCI2 OC5#/GPIO9 10KOhm
65 CLK_DEBUG 22Ohm 2 1 R2411 CLK_DEBUG_R K42 D14 OC6#/GPIO10 3 4 RN2401B
CLKOUT_PCI3 OC6#/GPIO10 10KOhm
10KOhm 2 /DGPU 1 R2422 DGPU_HOLD_RST#_R T2405 1 CLK_DBG_R H40 C14 OC7#/GPIO14 3 4 RN2402B
CLKOUT_PCI4 OC7#/GPIO14 10KOhm
B R1.0 0103 B

1KOhm 2 1 R2423 DGPU_PWR_EN Place within 500 mils of PCH


02V000000001
2

/DGPU SP2401 1 2 R0402 USB_OC0# 61


C2403
10PF/50V
1

SP2402 1 2 R0402 USB_OC1# 61


GND

DGPU_PWR_EN is active high

+3V

STP_A16OVR:
BBS_BIT0,BBS_BIT1 : Boot BIOS Strap
A16 swap override Strap/
U2401 @
Boot BIOS Strap Top-Block swap override jumper 1 5
PLT_RST# A VCC
2
B
BBS_BIT1 BBS_BIT0 Boot BIOS Location Low=Enabled A16 swap override/ 3
GND Y
4 BUF_PLT_RST# 30,33,40,47,51,53,55,70
0 0 LPC Top-Block swap override SN74LVC1G08DCKR

1
0 1 Reserved (NAND) GND
High=Default R2426
1 0 Reserved 1 2
R2425 0Ohm 10KOhm
1 1 SPI (PCH)

2
A Sampled on rising edge of PWROK. A
GND

20 BBS_BIT0 BBS_BIT0 R2417 1 @ 2 1KOhm STP_A16OVR R2419 1 @ 2 1KOhm

BBS_BIT1 R2418 1 @ 2 1KOhm


GND

GND

Title : PCH(5)_PCI,NVRAM,USB
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 24 of 94
5 4 3 2 1
5 4 3 2 1

+3VS +3VS 4,16,17,20,21,22,23,24,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

+3VSUS +3VSUS 4,22,24,27,28,30,33,65,81,85,92

PCB_ID1 PCB_ID0 +3VSUS_ORG +3VSUS_ORG 20,21,22,24,27

A L L
B L H R1.0
U2001F
C H L Add PCH_GPIO0_R.
D D
R2501 1 @ 2 100Ohm PCH_GPIO0_R T7 C40 SATA_ODD_PWRGT 60
69 GSENSOR_INT1_PCH BMBUSY#/GPIO0 TACH4/GPIO68
MP GPIO1 A42 B41 R2511 1 1% 2 1.5KOhm
TACH1/GPIO1 TACH5/GPIO69 GND
T2503 1 DGPU_HPD_INTR# H36 C41 R2512 1 1% 2 1.5KOhm +3VS
+3VS +3VS TACH2/GPIO6 TACH6/GPIO70
Delete ICC_EN#. eDP_ON# E38 A40 R2513 1 1% 2 1.5KOhm +3VS
37 eDP_ON# TACH3/GPIO7 TACH7/GPIO71
USB30_EXT_SMI# C10
51 USB30_EXT_SMI# GPIO8
need close to EC
Add PM_LANPHY_EN SP2502 1 2 R0402 PM_LANPHY_EN C4
53,55 WLAN_RST#_PCH LAN_PHY_PWR_CTRL/GPIO12
1

R2525 R2527 SP2501 1 2 R0402 HOST_ALERT#1_R G2 P4 A20GATE 30


30,65 EXT_SMI# GPIO15 A20GATE
@ @
10KOhm 10KOhm Add HOST_ALERT#1_R. AU16 H_PECI_R 0Ohm 1 @ 2 R2514
PECI H_PECI 4
SATA_DET#4 U2 43Ohm 1 2 R2515 H_PECI_EC 30
2

SATA4GP/GPIO16
P5
Add SATA_DET#4_R. RCIN# RCIN# 30

GPIO
DGPU_PWROK has 100 ms software delay , DGPU_PWROK D40 AY11

CPU/MISC
87,91,92 DGPU_PWROK TACH0/GPIO17 PROCPWRGD H_CPUPWRGD 4
PCB_ID0 no hardware delay requirement
WLAN_LED T5 AY10 PM_THRMTRIP# 390Ohm 1 1% 2 R2516
66 WLAN_LED SCLOCK/GPIO22 THRMTRIP# H_THRMTRIP# 4,47
R2517 1 2 56Ohm +VCCP
PCB_ID1 T2509 1 LAN_LPWR SP2504 1 2 R0402 PCH_GPIO24 E8 T14 INIT3_3V# 1 T2504 @
GPIO24/MEM_LED INIT3_3V#
Reserve PCH_GPIO24 GPIO27 E16 AY1 NV_CLE R2502 1 2 1KOhm H_SNB_IVB# 4
GPIO27 DF_TVS
1

WLAN_ON_R P8 R2503 1 2 2.2KOhm +1.8VS


R2526 R2528 Add PLL_ODVR_EN. GPIO28
AH8
STP_PCI# TS_VSS1
K1
10KOhm 10KOhm STP_PCI#/GPIO34
AK11
T2510 SATA_PWR_EN#1_R K4 TS_VSS2
1 TS Signal Disable Guideline
2

Add PSATA_PWR_EN#1_R. GPIO35


AH10 TS_VSS[1:4] should pull down to GND
SP2503 1 TS_VSS3
2 R0402 SATA_ODD_PRSNT#_RV8 Design Guide 0.9 (436735)
@ @ 60 SATA_ODD_PRSNT# SATA2GP/GPIO36
AK10
Add SATA_ODD_PRSNT#_R and FDI_OVRVLTG M5
TS_VSS4
SATA3GP/GPIO37
FDI_OVRVLTG.
GND GND PCB_ID0 N2 P37
SLOAD/GPIO38 NC_1 GND
C Frank C
0502 Modify PCB_ID PCB_ID1 M3
SDATAOUT0/GPIO39

55 BT_ON_PCH V13 BG2


SDATAOUT1/GPIO48 Vss_NCTF15

30 PCH_ALERT# SP2505 1 2 R0402 CRIT_TEMP_REP#_R V3 BG48


Add CRIT_TEMP_REP#_R. SATA5GP/GPIO49 Vss_NCTF16
T2508 1 BT_LED D6 BH3
GPIO57 Vss_NCTF17
+3VSUS_ORG BH47
Vss_NCTF18
A4 BJ4
Vss_NCTF1 Vss_NCTF19
R1.0 0126 Intel Comments
EXT_SMI# R2529 1 2 1KOhm A44 BJ44
Vss_NCTF2 Vss_NCTF20
+3VS +3VS A45 BJ45
USB30_EXT_SMI# R2531 10KOhm Vss_NCTF3 Vss_NCTF21
2 1

NCTF
A46 BJ46
Vss_NCTF4 Vss_NCTF22

1
PM_LANPHY_EN R2538 2 /niAMT 1 10KOhm A5 BJ5
Vss_NCTF5 Vss_NCTF23

1
R2549
10KOhm R2550 A6 BJ6
Vss_NCTF6 Vss_NCTF24
R1.0 0120 10KOhm
PCH_GPIO24 R2541 2 1 10KOhm 2 @ B3 C2
@ Vss_NCTF7 Vss_NCTF25

2
B47 C48
R1.0 mount R2541 for LAN_LPWR 0615 Vss_NCTF8 Vss_NCTF26
53,55 WLAN_ON
BD1 D1
+3VS Vss_NCTF9 Vss_NCTF27
BD49 D49
Vss_NCTF10 Vss_NCTF28
3

RCIN# has pull high at EC side


Q2501B BE1 E1
DGPU_HPD_INTR# R2534 10KOhm UM6K1N Vss_NCTF11 Vss_NCTF29
2 1 5
@ BE49 E49
4

Vss_NCTF12 Vss_NCTF30
6

PCH_ALERT# R2535 2 1 10KOhm R1.0 0119


Q2501A BF1 F1
DGPU_PWROK R2539 WLAN_ON_R Vss_NCTF13 Vss_NCTF31
2 1 10KOhm UM6K1N 2
BF49 F49
1

B
eDP_ON# R2547 10KOhm @ Vss_NCTF14 Vss_NCTF32 B
2 1

COUGAR_POINT_ES1 02V000000001
Unused GPIO
GND GND
GSENSOR_INT1_PCH R2536 2 1 10KOhm

R1.0 0119
GPIO1 R2545 2 @ 1 10KOhm

STP_PCI# R2537 2 1 10KOhm


+3VS R2518 1 1% 2 1KOhm FDI_OVRVLTG R2519 1 2 100KOhm GND
SATA_DET#4 R2546 2 1 10KOhm @
FDI TERMINATION VOLTAGE OVERRIDE
GPIO27 R2548 2 1 10KOhm - GPIO37 (FDI_OVRVLTG)
#438390 Checklist LOW - TX, RX terminated to same voltage
(DC Couplong Mode)
DEFAULT
GND
+3VS R2520 1 1% 2 200KOhm SATA_ODD_PRSNT#_R

DMI TERMINATION VOLTAGE OVERRIDE


R1.0 REMOVE DGPU_PWROK schematic 0602 - GPIO36 (SATA_ODD_PRSNT#)
LOW - TX, RX terminated to same voltage
(DC Couplong Mode)
DEFAULT
DGPU_PWROK R2540 2 @ 1 10KOhm

GND

PLL ON DIE VR ENABLE


A WLAN_ON_R R2521 1 @ 2 1KOhm GND HIGH - DISABLED (DEFAULT) A
LOW - ENABLED
R1.0 Change net name for single net. Joyoung 0621

Title : PCH(6)_CPU,GPIO,MISC
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 25 of 94
5 4 3 2 1
5 4 3 2 1

U2001H
H5 +VCCA_DAC_1_2
VSS0 L2604
AA17 AK38 1 2 +3VS
VSS1 VSS80
AA2 AK4
VSS2 VSS81
AA3 AK42 1kOhm/100Mhz
VSS3 VSS82

1
AA33 AK46
VSS4 VSS83 C2613 C2612 C2614
AA34 AK8
VSS5 VSS84 0.01UF/50V 0.1UF/16V 22UF/6.3V
AB11 AL16 R1.0 0126 POWER

2
VSS6 VSS85 U2001G
AB14 AL17
AB39
VSS7 VSS86
AL19 Intel Comments
VSS8 VSS87
AB4 AL2
VSS9 VSS88
AB43 AL21 +VTT_PCH_VCC 1.3A AA23 U48 1mA GND GND GND
VSS10 VSS89 VccCore1 VccADAC
AB5 AL23 AC23
VSS11 VSS90 VccCore2

CRT
AB7
VSS12 VSS91
AL26 AD21
VccCore3 R1.0 0225
AC19 AL27 C2601 C2602 C2603 @ C2623 AD23 U47 GND
VSS13 VSS92 VccCore4 VssADAC +3VS_VCCA_LVD

VCC CORE
AC2 AL31 10UF/10V 1UF/6.3V 1UF/6.3V 1UF/6.3V AF21

2
VSS14 VSS93 VccCore5 SP2607
AC21 AL33 AF23
D VSS15 VSS94 VccCore6 D
AC24
VSS16 VSS95
AL34 AG21
VccCore7
1mA 1 2 +3VS
AC33 AL48 GND GND GND GND AG23
VSS17 VSS96 VccCore8 R0402
AC34 AM11 AG24 AK36
VSS18 VSS97 VccCore9 VccALVDS
AC48 AM14 AG26
VSS19 VSS98 VccCore10
AD10 AM36 AG27 AK37 GND
VSS20 VSS99 VccCore11 VssALVDS
AD11 AM39 AG29
VSS21 VSS100 VccCore12
AD12 AM43 AJ23

LVDS
VSS22 VSS101 VccCore13
AD13 AM45 AJ26 AM37
VSS23 VSS102 VccCore14 VccTX_LVDS1
AD19 AM46 AJ27
VSS24 VSS103 VccCore15 +1.8VS_VCCTX_LVD +1.8VS
AD24 AM7 AJ29 AM38
VSS25 VSS104 VccCore16 VccTX_LVDS2
AD26 AN2 AJ31
VSS26 VSS105 +VTT_PCH_VCCDPLL_EXP VccCore17
AD27
VSS27 VSS106
AN29
VccTX_LVDS3
AP36 40mA 1kOhm/100Mhz 1 2 L2602
AD33 AN3 (EDS R2.1)
VSS28 VSS107

1
AD34 AN31 +VTT_PCH_VCCDPLL_EXP AP37 Joyoung0613
VSS29 VSS108 VccTX_LVDS4
AD36 AP12 +VTT_PCH_VCCIO SP2604 2 1 R0402 3.709A/29=128mA AN19 C2615 C2616 C2617
VSS30 VSS109 Total 29pin (EDS R2.1) Joyoung0614 VccIO1 0.01UF/50V 0.01UF/50V 22UF/6.3V
AD37 AP19

2
VSS31 VSS110 @
AD38 AP28
VSS32 VSS111 L2601
AD39 AP30 +VTT_PCH_ORG 2 1 1kOhm/100Mhz BJ22
VSS33 VSS112 @ VccAPLLEXP
AD4 AP32
VSS34 VSS113

1
AD40 AP38 C2605 V33

HVCMOS
VSS35 VSS114 10UF/10V Vcc3_3_2 GND GND GND
AD42 AP4 AN16
VSS36 VSS115 +VTT_PCH_VCCAPLL_EXP @ VccIO2 +3VS_VCC_GIO
AD43 AP42

2
VSS37 VSS116
AD45 AP46 AN17
VSS38 VSS117 VccIO3
AD46
VSS39 VSS118
AP8 V34 228mA/8*2pin=57mA
Vcc3_3_3 change to 228mA total 8pin (EDS R2.1)
SP2608 2 1 R0402 +3VS_VCC3_3
AD8 AR2 R1.0 0126 GND
VSS40 VSS119

1
AE2 AR48 AN21 Joyoung0613
AE3
VSS41 VSS120
AT11 +VTT_PCH_VCC_EXP Intel Comments 3.709A/29*12= 1.535A VccIO4 C2618
VSS42 VSS121 0.1UF/16V
AF10 AT13 +VTT_PCH_VCCIO AN26

2
VSS43 VSS122 VccIO5
Total 29pin (EDS R2.1) Joyoung0614
AF12
VSS44 VSS123
AT18 167mA/4=41.75mA
AD14 AT22 AN27 AT16 +VCCAFDI_VRM
VSS45 VSS124 VccIO6 Joyoung0613 VccVRM2

1
AD16 AT26 GND
VSS46 VSS125 C2606 C2607 C2608 @ C2609 C2610 change to 167mA total 4pin (EDS R2.1) +VCCIO_CPU_VCC_DMI +VCCP
AF16 AT28 AP21
VSS47 VSS126 10UF/10V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V VccIO7
AF19 AT30

2
VSS48 VSS127
AF24
VSS49 VSS128
AT32 AP23
VccIO8 VccDMI2
AT20 42mA/2=21mA SP2609 2 1 R0402
AF26 AT34

DMI
VSS50 VSS129

1
AF27 AT39 AP24 C2619

VCCIO
VSS51 VSS130 VccIO9 1UF/6.3V +VTT_PCH_ORG
AF29 AT42
VSS52 VSS131
C AF31 AT46 AP26 AB36 75mA C

2
VSS53 VSS132 VccIO10 VccClkDMI (EDS R2.1) +VTT_PCH_ORG_VCCCLKDMI
AF38 AT7
VSS54 VSS133 GND Joyoung0613 1kOhm/100Mhz 2
AF4 AU24 AT24 1 L2603 @
VSS55 VSS134 VccIO11 GND
AF42 AU30
VSS56 VSS135 R2614
AF46 AV16 2 1 0Ohm
VSS57 VSS136
AF5 AV20 AN33
VSS58 VSS137 VccIO12

1
AF7 AV24 C2620
VSS59 VSS138 10UF/10V
AF8 AV30 AN34 AG16
VSS60 VSS139 +3VS_VCCA3GBG VccIO13 VccDFTERM1 @
AG19 AV38

2
VSS61 VSS140 SP2605
AG2 AV4 +3VS_VCC3_3
VSS62 VSS141
AG31 AV43 2 1 228mA/8=28.5mA BH29 AG17

DFT / SPI
VSS63 VSS142 +VTT_PCH_VCCAPLL_FDI change to 228mA total 8pin (EDS R2.1) Vcc3_3_1 VccDFTERM2 GND +V_NVRAM_VCCPNAND +1.8VS
AG48 AV8
VSS64 VSS143

1
AH11 AW14 R0402 Joyoung0613
VSS65 VSS144
AH3
VSS66 VSS145
AW18 C2611
VccDFTERM3
AJ16 20mA SP2610 2 1 R0402
AH36 AW2 +VTT_PCH_ORG R2605 2 @ 1 0Ohm 0.1UF/16V 167mA/4=41.75mA

2
VSS67 VSS146

1
AH39 AW22 +VCCAFDI_VRM AP16
VSS68 VSS147 Joyoung0613 VccVRM1 C2621
AH40 AW26 AJ17
VSS69 VSS148 GND change to 167mA total 4pin (EDS R2.1) VccDFTERM4 (EDS R2.1) 0.1UF/16V
AH42 AW28

2
VSS70 VSS149 Joyoung0614
AH46 AW32 BG6
VSS71 VSS150 +VTT_PCH_VCCDPLL_FDI VccAFDIPLL
AH7 AW34
VSS72 VSS151 GND +3VM_VCCPSPI +3VS
AJ19
VSS73 VSS152
AW36 R1.2
AJ21
VSS74 VSS153
AW40 +VTT_PCH_VCCIO SP2606 2 1 R0402 3.709A/29=128mA AP17
VccIO14

FDI
AJ24 AW48 Total 29pin (EDS R2.1) Joyoung0613 V1 10mA R2616 2 @ 1 0Ohm
VSS75 VSS154 VccSPI (EDS R2.1)
AJ33 AV11
VSS76 VSS155

1
AJ34 AY12 42mA/2=21mA AU20 Joyoung0613 +3VM_SPI
VSS77 VSS156 +VCCIO_CPU_VCC_DMI VccDMI1
AK12 AY22 C2622
VSS78 VSS157 0.1UF/16V R2617
AK3 AY28 2 1 0Ohm

2
VSS79 VSS158 COUGAR_POINT_ES1 02V000000001

COUGAR_POINT_ES1 GND
GND 02V000000001 GND

R1.0 0118
+VTT_PCH_VCCIO +VTT_PCH_VCCIO 20,27
B +VTT_PCH_ORG +VTT_PCH_ORG 22,27 B
+1.05VS +1.05VS 27,63,80,82,87
+1.05VS +VTT_PCH_ORG +VTT_PCH_VCC +1.5VS +1.5VS 53,55,63,91
JP2602 +VCCAFDI_VRM +VCCAFDI_VRM 27
JP2601 4.56A=330mA+1.3A+2.925A 1.3A +3VS +3VS 4,16,17,20,21,22,23,24,25,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
1 2 1 2 +1.5VS +VCCAFDI_VRM
1 2 1 2 +3VS_VCC3_3 +3VS_VCC3_3 27
SP2602 160mA +3VM_SPI +3VM_SPI 28
3MM_OPEN_5MIL 2MM_OPEN_5MIL 1 2 +1.8VS +1.8VS 7,25,63,84
+VTT_PCH_VCCIO +VCCP +VCCP 3,4,6,7,25,27,37,47,63,82
R0402
0614-Change JP(3MM_OPEN_5MIL) JP2603
2.925A
1 2
1 2
VCCVRAM use +1.5VS in mobile R1.0
2MM_OPEN_5MIL HAD_SYNC should pull high to +3VSUS
Delete
R1.0 fellow everest 0614 +VTT_PCH_VCC
+VTT_PCH_VCCDPLL_EXP
+VTT_PCH_VCCAPLL_EXP
+VTT_PCH_VCCDPLL_FDI
+VTT_PCH_ORG
+VTT_PCH_VCCAPLL_FDI
JP2604
1MM_OPEN_M1M2 +3VS_VCCA3GBG
1 2 +3VS_VCC_GIO
1 2
+VCCA_DAC_1_2
+3VS_VCCA_LVDS
+3VM_VCCPSPI
+V_NVRAM_VCCPNAND
+1.8VS_VCCTX_LVD
+VCCIO_CPU_VCC_DMI
+VTT_PCH_ORG_VCCCLKDMI

A A

Title : PCH(7)_POWER,GND
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 26 of 94
5 4 3 2 1
5 4 3 2 1

U2001I

AY4
AY42
VSS159
VSS160
VSS259
VSS260
H46
K18
U2001J POWER +VTT_PCH_VCCUSBCORE
AY46 K26
VSS161 VSS261
AY8 K39 +VTT_PCH_ORG R2703 1 @ 2 0Ohm +VTT_PCH_VCCACLK AD49 N26 3.709A/29*5= 639mA SP2702 1 2 R0603 +VTT_PCH_VCCIO
VSS162 VSS262 VccAClk VccIO17
B11 K46
VSS163 VSS263 R2704
B15 K7 +3VSUS_ORG 1 2 0Ohm P26
VSS164 VSS264 VccIO18

1
B19 L18 +3VA R2705 1 @ 2 0Ohm +VCCPDSW 3mA T16
VSS165 VSS265 VccDSW3_3 C2726
B23 L2 P28
VSS166 VSS266 VccIO19

1
B27 L20 1UF/6.3V

2
VSS167 VSS267 C2705 PCH_VCCDSW
B31 L26 V12 T27
VSS168 VSS268 0.1UF/16V DcpSusByp VccIO20
B35 L28

2
VSS169 VSS269

1
B39 L36 C2706 +3VS_VCC_CLKF33 T29 GND
VSS170 VSS270 @ VccIO21
B7 L48 T38
VSS171 VSS271 Vcc3_3_4
F45 M12 GND 228mA/8=28.5mA

2
VSS172 VSS272 +3VSUS_ORG_VCCPUSB
BB12
VSS173 VSS273
P16 0.1UF/16V
VccSus3_3_1
T23 119mA SP2703 1 2 R0603 +3VSUS_ORG
BB16 M18 +VTT_PCH_ORG @ L2704 1 2 1kOhm/100Mhz GND +VCCAPLL_CPY_PCH BH23
VSS174 VSS274 VccAPLLDMI2

1
D D
BB20 M22 T24
VSS175 VSS275 VccSus3_3_2

1
BB22 M24 @ C2707 +VTT_PCH_VCCIO SP2715 1 2 R0402 AL29 C2727
VSS176 VSS276 VccIO15
BB24 M30 3.709A/29=128mA V23 0.1UF/16V +3VSUS_ORG_VCCAUBG SP2704 1 2 R0402

USB
+3VSUS_ORG

2
VSS177 VSS277 10UF/10V +VCCDPLL_CPY VccSus3_3_3
BB28 M32

2
VSS178 VSS278

1
BB30 M34 +VCCSUS1 100mA/3=33mA AL24 V24 +3VSUS_ORG
VSS179 VSS279 DcpSus1 VccSus3_3_4 GND C2728
BB38 M38
VSS180 VSS280

1
BB4 M4 GND C2708 P24 0.1UF/16V

2
VSS181 VSS281 1UF/6.3V VccSus3_3_5 D2701
BB46 M42
VSS182 VSS282
BC14 M46 @ AA19 3.709A/29=128mA GND 1V/0.2A

2
VSS183 VSS283 VccASW1 +VCCAUPLL
BC18 M8 T26 1 2 +VTT_PCH_VCCIO +5VSUS_PCH_VCC5REFSUS
VSS184 VSS284 GND VccIO22 SP2705 R0402
BC2 N18 AA21
VSS185 VSS285 VccASW2
BC22 P30

3
VSS186 VSS286
BC26 N47 AA24 M26 1mA 1 R2711 2 +5VSUS_ORG
VSS187 VSS287 VccASW3 V5REF_Sus 100Ohm
BC32 P11
VSS188 VSS288

1
Clock and Miscellaneous
BC34 P18 AA26 +3VS
VSS189 VSS289 VccASW4 +VCCA_USBSUS C2729
BC36 T33 AN23
VSS190 VSS290 DcpSus4

1
BC40 P40 AA27 1UF/6.3V

2
VSS191 VSS291 VccASW5

1
BC42 P43 AN24 +3VSUS_ORG_VCCPSUS C2730 D2702
VSS192 VSS292 VccSus3_3_6 1UF/6.3V 1V/0.2A
BC48 P47 AA29
VSS193 VSS293 VccASW6 @ GND
BD46 P7

2
VSS194 VSS294 +5VS_PCH_VCC5REF
BD5 R2 AA31
VSS195 VSS295 VccASW7
BE22 R48

3
VSS196 VSS296
BE26 T12 AC26 P34 1mA GND 1 R2712 2 +5VS
VSS197 VSS297 VccASW8 V5REF +3VSUS_ORG_VCCPSUS 100Ohm
BE40 T31
VSS198 VSS298
BF10 T37 AC27
VSS199 VSS299 VccASW9

1
BF12 T4 N20 SP2706 1 2 R0402 +3VSUS_ORG

PCI/GPIO/LPC
VSS200 VSS300 VccSus3_3_7 C2731
BF16 W34 AC29
VSS201 VSS301 VccASW10

1
BF20 T46 0.903A/23*20= 785mA N22 1UF/6.3V

2
VSS202 VSS302 VccSus3_3_8 C2732
BF22 T47 +1.05VM_ORG AC31
VSS203 VSS303 VccASW11 1UF/6.3V
BF24 T8 P20

2
VSS204 VSS304 VccSus3_3_9
BF26 V11 AD29
VSS205 VSS305 VccASW12

1
BF28 V17 P22
VSS206 VSS306 C2709 C2710 C2711 C2712 @ C2741 VccSus3_3_10 GND +3VS_VCCPCORE GND
BD3 V26 AD31
VSS207 VSS307 22UF/6.3V 22UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V VccASW13
BF30 V27

2
VSS208 VSS308
BF38 V29 W21 AA16 228mA/8*2pin=57mA SP2707 1 2 R0402 +3VS_VCC3_3
VSS209 VSS309 VccASW14 Vcc3_3_5
BF40 V31
VSS210 VSS310

1
BF8 V36 GND W23 W16 +3VS_VCCPPCI
VSS211 VSS311 GND GND GND GND VccASW15 Vcc3_3_6 C2733
C BG17 V39 C
VSS212 VSS312
BG21 V43 W24 T34 228mA/8=28.5mA SP2708 1 2 R0402 +3VS_VCC3_3 0.1UF/16V

2
VSS213 VSS313 VccASW16 Vcc3_3_7
BG33 V7
VSS214 VSS314

1
BG44 W17 W26
VSS215 VSS315 VccASW17 C2734 GND
BG8 W19
VSS216 VSS316 0.1UF/16V
BH11 W2 W29

2
VSS217 VSS317 VccASW18 GND
BH15 W27
VSS218 VSS318
BH17 W48 W31 AJ2 228mA/8=28.5mA +3VS_VCC3_3
VSS219 VSS319 VccASW19 Vcc3_3_8
BH19 Y12
VSS220 VSS320

1
H10 Y38 W33
VSS221 VSS321 VccASW20 C2735
BH27 Y4 AF13
VSS222 VSS322 VccIO23 0.1UF/16V
BH31 Y42

2
VSS223 VSS323 +VCCRTCEXT +VTT_PCH_VCCIO_SATA3
BH33 Y46 N16
VSS224 VSS324 DcpRTC GND
BH35 Y8 AH13
VSS225 VSS325 VccIO24
BH39
VSS226 VSS326
BG29 3.709A/29*4= 512mA SP2709 1 2 R0603 +VTT_PCH_VCCIO

1
BH43 N24 +VCCAFDI_VRM 167mA/4=41.75mA Y49 AH14
VSS227 VSS327 VccVRM3 VccIO25

1
BH7 AJ3 C2714 C2736
VSS228 VSS328 0.1UF/16V 1UF/6.3V
D3 AD47

2
VSS229 VSS329 +VTT_PCH_ORG_VCCAPLL_SATA3
D12 B43 AF14

2
VSS230 VSS330 VccIO26
D16 BE10 75mA BD47 @

SATA
VSS231 VSS331 +VTT_PCH_VCCA_A_DPL VccADPLLA
D18 BG41 AK1 GND 1kOhm/100Mhz 1 2 L2705 +VTT_PCH_ORG
VSS232 VSS332 VccAPLLSATA
D22
VSS233 VSS333
G14 GND +VTT_PCH_VCCA_B_DPL 75mA BF47
VccADPLLB

1
D24 H16
VSS234 VSS334
D26 T36 +VTT_PCH_VCCIO SP2716 AF11 167mA/4=41.75mA +VCCAFDI_VRM C2737
VSS235 VSS335 +VCCDIFFCLK VccVRM4
D30 BG22 1 2 3.709A/29=128mA AF17 10UF/10V

2
VSS236 VSS336 VccIO16
D32 BG24 +VTT_PCH_ORGSP2718 1 2 R0402 55mA AF33 @
VSS237 VSS337 VccDIFFCLKN1
1

D34 C22 R0402 AF34 AC16 +VTT_PCH_VCCIO_VCC_SATA


VSS238 VSS338 VccDIFFCLKN2 VccIO27
1

D38 AP13 C2715 +VCCDIFFCLKN AG34 GND


VSS239 VSS339 VccDIFFCLKN3
D42 M14 1UF/6.3V C2716 AC17 3.709A/29*3= 384mA SP2710 1 2 R0603 +VTT_PCH_VCCIO
2

VSS240 VSS340 1UF/6.3V +VTT_PCH_ORG_SSCVCC VccIO28


D8 AP3
2

VSS241 VSS341

1
E18 AP1 SP2717 1 2 R0402 95mA AG33 AD17
VSS242 VSS342 GND VccSSC VccIO29 C2738
E26 BE16 +VTT_PCH_ORG
VSS243 VSS343

1
G18 BC16 GND 0.1UF/16V 1UF/6.3V

2
VSS244 VSS344
G20 BG28 C2717 2 1 VCCSST V16
VSS245 VSS345 1UF/6.3V C2718 DcpSST GND
G26 BJ28 GND

2
VSS246 VSS346 GND
G28
VSS247 +V1.05VM_ORG_VCCSUS
G36 +1.05VM_ORG R2710 1 @ 2 0Ohm 100mA/3*2=66mA T17 T21 PCH_VCC_1_1_20 0.903A/23*3= 118mA +1.05VM_ORG
VSS248 DcpSus2 VccASW21
G48 V19

MISC
VSS249 DcpSus3
1
B B
H12 @ C2719
VSS250 +VTT_CPU_VCCPCPU
H18 1UF/6.3V V21 PCH_VCC_1_1_21
VSS251 SP2701 VccASW22
H22

CPU
2

VSS252
H24
VSS253 +VCCP 1 2 1mA BJ8
V_PROC_IO
H26 GND T19 PCH_VCC_1_1_22
VSS254 VccASW23
1

1
H30 R0603
VSS255 C2720 C2721 C2722
H32
VSS256 4.7UF/6.3V 0.1UF/16V 0.1UF/16V 10mil trace +3VSUS_ORG_VCCPAZSUS
H34
2

VSS257

RTC
F3 6uA A22 P32 10mA SP2714 1 2 R0603

HDA
VSS258 VccRTC VccSusHDA +3VSUS_ORG

1
GND GND GND
COUGAR_POINT_ES1 C2739
0.1UF/16V

2
02V000000001 +VCC_RTC
GND
1

COUGAR_POINT_ES1
C2723 C2724 C2725
1UF/6.3V 0.1UF/16V 0.1UF/16V
2

GND GND

GND GND GND

+3VSUS JP2703 +3VSUS_ORG R1.0 fellow everest 0614


1MM_OPEN_M1M2 109mA
+VTT_PCH_VCCA_A_DPL +VTT_PCH_ORG 1 2 +1.05VS +1.05VM_ORG
1 2 JP2705
1.01A
L2702 1 2
1 2
1 2
+3VS_VCC3_3 +3VS_VCC_CLKF33 +5VSUS JP2702 +5VSUS_ORG 2MM_OPEN_5MIL
1kOhm/100Mhz 1MM_OPEN_M1M2
1

C2703 C2713 C2751 1 2


1 2
1

R2701 1 2 0Ohm
R2702 1UF/6.3V 22UF/6.3V 47UF/4V
2

@ L2701 1 2 1kOhm/100Mhz 0Ohm /HR +VCC_RTC


+3VS +3VS_VCC3_3 +VCC_RTC 20,22
A @ JP2704 +3VA A
+3VA 20,30,48,63,65,81,88,93
1MM_OPEN_M1M2 266mA +1.05VS +1.05VS 26,63,80,82,87
2
1

C2701 C2702 GND GND GND 1 2 +VTT_PCH_ORG


1 2 +VTT_PCH_ORG 22,26
+VTT_PCH_VCCIO +VTT_PCH_VCCIO 20,26
10UF/10V 1UF/6.3V L2703
2

+VTT_PCH_VCCA_B_DPL 1 2 +VCCDIFFCLKN +VCCDIFFCLKN 21


+VCCAFDI_VRM +VCCAFDI_VRM 26
1kOhm/100Mhz +3VS +3VS 4,16,17,20,21,22,23,24,25,26,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
1

GND GND C2704 C2740 C2750 +3VS_VCC3_3 +3VS_VCC3_3 26


+VTT_PCH_VCCA_B_DPL +VCCP +VCCP 3,4,6,7,25,26,37,47,63,82
1UF/6.3V 22UF/6.3V +5VSUS +5VSUS 22,30,60,61,63,65,66,82,83,84,85,91
2

/HR 47UF/4V +5VS +5VS 30,38,39,41,42,48,49,60,63,66,80,87,91 Title : PCH(8)_POWER,GND


+3VSUS_ORG +3VSUS_ORG 20,21,22,24,25
GND GND GND
+3VSUS +3VSUS 4,22,24,28,30,33,65,81,85,92 PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 27 of 94
5 4 3 2 1
5 4 3 2 1

PCH SPI ROM +3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

+12VS +12VS 39,41,91


R1.0 0106
+12VSUS +12VSUS 22,60,81,91
+3VM_SPI
+3VM_SPI +3VM_SPI 26
+3VA_EC 2 1
R2814 0Ohm D2801
+3VSUS 2 @ 1 1
R2815 0Ohm 3
2
@ +3VM_SPI
1V/0.2A <6.5 inch <6.5 inch

2 1
PCH EC

2
R2813 0Ohm R2801

1
3.3KOhm SPI ROM
D D
C2801 (32Mb)
0.1UF/16V

2
SPI ROM

1
U2801 (128 Kb)
PCH_SPICS0# 0Ohm 1 2 R2811 1 8
20 PCH_SPICS0# CS# VCC
PCH_SPISO 33Ohm 1 2 R2807 2 7 SPI1_HOLD#
20,30 PCH_SPISO SO/SIO1 HOLD#
+3VM_SPI 3.3KOhm 1 2 R2803 +3VM_SPI1_WP# 3 6 SPI1_CLK R2805 1 2 33Ohm PCH_SPICLK
PCH_SPICLK 20,30
WP#/ACC SCLK
4 5 SPI1_SI R2806 1 2 33Ohm PCH_SPISI
PCH_SPISI 20,30
GND SI/SIO0
MX25L1606EM2I-12G
05V000000010

(2MB)

+3VM_SPI

+3VM_SPI

1
R2802
C2802 3.3KOhm
0.1UF/16V @

2
@

2
U2802 @
PCH_SPICS1# 0Ohm 1 @ 2 R2812 SPI2_CS#1 1 8
20,30 PCH_SPICS1# CS# VCC
33Ohm 1 @ 2 R2810 SPI2_SO 2 7 SPI2_HOLD#
SO/SIO1 HOLD#
3.3KOhm 1 @ 2 R2804 +3VM_SPI2_WP# 3 6 SPI2_CLK R2808 1 @ 2 33Ohm
WP#/ACC SCLK
4 5 SPI2_SI R2809 1 @ 2 33Ohm
GND SI/SIO0
MX25L3206EM2I-12G
05V000000005
(4MB)
C C

+3VS
SPI Debug Connector PCH SMBus
SMBUS Link device
eDP
+12VS WLAN
CPU XDP

3
PCH XDP
RN2801A RN2801B
4.7KOHM 4.7KOHM

+3VSUS

4
+3VS

2
21 SCL_3A 6 1 SMB_CLK_S 16,17,48,53,55

Q2801A
PCH UM6K1N

5
B B
21 SDA_3A 3 4 SMB_DAT_S 16,17,48,53,55

Q2801B
UM6K1N

1 @ 2 +12VSUS
R2817 0Ohm
1 2 +12VS
R2816 0Ohm

+3VS 2
+3VSUS
Q2802A
UM6K1N
30,49,69,74 SMB1_CLK 1 6 SML1_CLK 21

PCH
EC, VGA Thermal 5
Q2802B
UM6K1N
30,49,69,74 SMB1_DAT 4 3 SML1_DAT 21

+3VS
Plamrest Thermal

A A

Title : PCH(9)_SPI,SMB
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 28 of 94
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title : CLK_ICS9LRS3197
PEGATRON COMPUTER INC Engineer: Wing_Cheng
Size Project Name Rev
Custom BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 29 of 94
5 4 3 2 1
5 4 3 2 1

U3001

3 66 USB_OC#_EC 1 T3043 +3VA_EC


VBAT ADC0/GPI0 +3VA_EC 28,47
67 THERM_ALERT#_EC 74 +3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
ADC1/GPI1
127 68 SLP_SUS# 22 +3VSUS +3VSUS 4,22,24,27,28,33,65,81,85,92
VSTBY(PLL) ADC2/GPI2
121 69 WLAN_SW# 65 +3VA +3VA 20,27,48,63,65,81,88,93
VSTBY5 ADC3/GPI3
114 70 PCH_ALERT# 25
VSTBY4 ADC4/WUI28/GPI4
92 71 AD_IINP 88
VSTBY3 ADC5/DCD1#/WUI29/GPI5 ME_PM_SLP_LAN#
50 72 ME_PM_SLP_LAN# 22
VSTBY2 ADC6/DSR1#/WUI30/GPI6 ME_PM_SLP_A#
+3VA_EC 26 73 ME_PM_SLP_A# 22
VSTBY1 ADC7/CTS1#/WUI31/GPI7
For IT8518 Power +3VA +3VA_EC
Output driving:16mA L3001
24 PWR_BLUE_LED# 65,66 1kOhm/100Mhz
PWM0/GPA0
25 CHG_LED_BLUE# 66 1 2
PWM1/GPA1
+3VACC 74 28 BAT_ORG_LED# 66
AVCC PWM2/GPA2 +3VA_EC
29 PWR_AMBER_LED# 65,66
PWM3/GPA3 FAN0_PWM T3044 +3VA_EC
+3VS 11 30 1
D VCC PWM4/GPA4 D
31 USBP0_EN 61
PWM5/GPA5
32 EC_SPKR 41
PWM6/SSCK/GPA6

1
34 LCD_EC_PWM 37
PWM7/RIG1#/GPA7

1
C3001 C3002 C3003
10UF/10V 0.1UF/16V 0.1UF/16V C3004 C3005

2
108 10UF/10V 0.1UF/16V
USBCHG_EN 81

2
RXD/SIN0/GPB0
109 ME_SUSPWRDNACK 22
TXD/SOUT0/GPB1
RING#/ PWRFAIL#/CK32KOUT/LPCRST#/GPB7 112 PM_RSMRST# 22
7 8 RN3004DLAD0 10 GND R1.0 change to short pin. Joyoung0628 R1.0 change to short pin. Joyoung0628
20,65 LPC_AD0 47OHM LAD0/GPM0 +3VACC
5 6 RN3004CLAD1 9 SP3001
20,65 LPC_AD1 47OHM LAD1/GPM1
3 4 RN3004BLAD2 8 56 KSO16 KSO16 48 1 2 SP3002
20,65 LPC_AD2 47OHM LAD2/GPM2 KSO16/SMOSI/GPC3 +3VS
1 2 RN3004ALAD3 7 120 1 2
20,65 LPC_AD3 47OHM LAD3/GPM3 TMRI0/WUI2/GPC4 AC_IN_OC 74,88
13 57 KSO17 KSO17 48 R0603
24 CLK_KBCPCI_PCH LPCCLK/GPM4 KSO17/SMISO/GPC5

1
6 124 R0603
20,65 LPC_FRAME# LFRAME#/GPM5 TMRI1/WUI3/GPC6 BAT1_IN_OC# 90

1
22 16 WLAN_PWR_ON# 1 T3045 GND EC_AGND C3007
24,33,40,47,51,53,55,70 BUF_PLT_RST# LPCRST#/WUI4/GPD2 PWUREQ#/BBO/GPC7
5 C3006 0.1UF/16V
20,65 INT_SERIRQ

2
SP3004 R0402 SERIRQ/GPM6 0.1UF/16V
25,65 EXT_SMI# 1 2 15

2
SP3005 R0402 ECSMI#/GPD4
21 EXT_SCI# 1 2 23 18 PM_SUSB# 22
SP3006 R0402 ECSCI#/GPD3 RI1#/WUI0/GPD0 EC_AGND
25 A20GATE 1 2 126 21 PM_SUSC# 22
SP3007 R0402 GA20/GPB5 RI2#/WUI1/GPD1
25 RCIN# 1 2 4 33 PM_PWROK 22,92
KBRST#/GPB6 GINT/CTS0#/GPD5 FAN0_TACH
47 EC_RST# 14 47 FAN0_TACH 49
WRST# TACH0A/GPD6
48
TACH1A/TMA1/GPD7 ME_AC_PRESENT 22 For PU / PD
58 +5VS
48 KSI0 KSI0/STB# SP3003
48 KSI1 59 19 VSUS_ON_EC 1 2 R0402
KSI1/AFD# L80HLAT/BAO/WUI24/GPE0 VSUS_ON 63,81,91,93 +3VA_EC
48 KSI2 60 82 SUSC_EC# 63,91
KSI2/INIT# EGAD/WUI25/GPE1 RN3002A TP_CLK
48 KSI3 61 83 SUSB_EC# 22,24,63,91,92 1 4.7KOHM 2
KSI3/SLIN# EGCS#/WUI26/GPE2 RN3002B TP_DAT
48 KSI4 62 84 CPU_VRON 80 3 4.7KOHM 4
KSI4 EGCLK/WUI27/GPE3 RN3003B SUSB_EC#
48 KSI5 63 125 PWR_SW#_M 65 3 4.7KOHM 4
KSI5 PWRSW/GPE4 RN3003A SUSC_EC#
48 KSI6 64
65
KSI6 RTS1#/WUI5/GPE5
35
17
RF_DET# 55 0202 R3004 1 2 47KOhm BAT1_IN_OC#
1 4.7KOHM 2
48 KSI7 KSI7 LPCPD#/WUI6/GPE6 LID_SW# 37,48,65
48 KSO0 36 20 WLAN_WAKE# 55
KSO0/PD0 L80LLAT/WUI7/GPE7 GND
48 KSO1 37
KSO1/PD1
48 KSO2 38
KSO2/PD2 RN3001A SMB0_CLK
48 KSO3 39 106 THRO_CPU 4 1 4.7KOHM 2
KSO3/PD3 SSCE1#/FSCE#/GPG0 BT_PWR_ON# T3047 RN3001B SMB0_DAT
48 KSO4 40 107 1 3 4.7KOHM 4
KSO4/PD4 DTR1#/SBUSY/GPG1/ID7 PCH_FLASH_DESCRIPTOR +3VS
48 KSO5 41 100
KSO5/PD5 SSCE0#/GPG2
C 48 KSO6 42 104 PM_PWRBTN# 22
C
KSO6/PD6 DSR0#/GPG6 +3VS
48 KSO7 43
KSO7/PD7 R3017
48 KSO8 44 1 10KOhm 2 A20GATE
KSO8/ACK#
48 KSO9 45 93 PM_CLKRUN# 22
KSO9/BUSY CLKRUN#/WUI16/GPH0/ID0 RN3001D SMB1_DAT R3018 RCIN#
48 KSO10 46 94 USBP1_EN 61 7 4.7KOHM 8 1 10KOhm 2
KSO10/PE WUI17/SIN1/SMCLK3/GPH1/ID1 RN3001C SMB1_CLK
48 KSO11 51 95 USBP2_EN 61 5 4.7KOHM 6
KSO11/ERR# WUI18/SOUT1/GPH2/SMDAT3/ID2 HSPI_CS R3056 N/A FAN0_TACH
48 KSO12 52 96 1 2 0Ohm PCH_SPICS1# 20,28
R3060 1 10KOhm 2
KSO12/SLCT HSCE#/WUI19/GPH3/ID3 HSPI_CLK R3057 N/A
48 KSO13 53 97 1 2 0Ohm PCH_SPICLK 20,28
KSO13 HSCK/GPH4/ID4 HSPI_SO R3058 N/A THERM_ALERT#_EC
48 KSO14 54 98 1 2 0Ohm PCH_SPISO 20,28
R3055 1 2 10KOhm
KSO14 HMISO/GPH5/ID5 HSPI_SI R3059 N/A
48 KSO15 55 99 1 2 0Ohm PCH_SPISI 20,28
KSO15 HMOSI/GPH6/ID6 +3VA_EC
PM_SUSB# R3006 1 2 100KOHM
55,81 IOAC_EN 119 PM_SUSC# R3007 1 2 100KOHM
GPC0 R3025 PWR_SW#_M
61 CHGCB0# 123 1 10KOhm 2
TMA0/GPB2
85 CPU_VRON R3009 1 2 100KOHM R3038 1 10KOhm 2 WLAN_WAKE#
38 CRT_IN#_EC PS2CLK0/TMB0/GPF0
69 GSENSOR_INT1_EC
RF_ON_R
86
87
PS2DAT0/TMB1/GPF1
PS2CLK1/DTR0#/GPF2
?? 有有有有?
55 WLAN_RST#_EC 88 R3061 1 10KOhm 2 IOAC_EN
PS2DAT1/RTS0#/GPF3 20 MEFLSH_EN#
48 TP_CLK 89
PS2CLK2/WUI20/GPF4 3 PM_RSMRST# R3011
48 TP_DAT 90 D 1 2 10KOhm
PS2DAT2/WUI21/GPF5 R3062 RF_DET#
1 10KOhm 2
@ @
63,88 SMB0_CLK
63,88 SMB0_DAT
110
111
SMCLK0/GPB3
SMDAT0/GPB4
R1.2-4 Q4602 1 PCH_FLASH_DESCRIPTOR
PCH_FLASH_DESCRIPTOR 20 AC_IN_OC is pulled high at power
115 2N7002 G R3063 1 10KOhm 2 RF_DET#
28,49,69,74 SMB1_CLK SMCLK1/GPC1 S 2
28,49,69,74 SMB1_DAT 116
H_PECI_EC SMDAT1/GPC2
25 H_PECI_EC 117
118
SMCLK2/PECI/WUI22/GPF6 0202
37 LCD_BACKOFF# SMDAT2/PECIRQT#/WUI23/GPF7 GND
81 VSUS_ON R3008 1 2 100KOHM
42 OP_SD# DAC5/RIG0#/GPJ5 +3VSUS
49 CTL_FAN 80
VRM_PWRGD DAC4/DCD0#/GPJ4
80,92 VRM_PWRGD 79
DAC3/TACH1B/GPJ3 mSATA_PWR_ON# R3020
92 ALL_SYSTEM_PWRGD 78 1 10KOhm 2 PM_PWRBTN#
81,92 SUS_PWRGD 77
DAC2/TACH0B/GPJ2
GPJ1
LAN_PWR_ON# +3VSUS
55 BT_ON_EC 76
TACH2/GPJ0 AUD_PWR_ON# R3053 2 @ 1 100KOHM VSUS_ON +5VSUS
CAMERA_PWR_ON#
+3VS_WLAN EC_XIN 128 1 C3008 0.1UF/16V +3VA_EC R3014 47KOhm
B +3VS_WLAN EC_XOUT 2
CK32K VSS1
12 1 2
ODD_PWR_ON# 2 1 PWR_BLUE_LED#
B
CK32KE VCORE GND
27 GND R3054 1 2 10KOhm VSUS_ON R3027 47KOhm
VSS2
1

49 2 1 PWR_AMBER_LED#
VSS3
1

R3040 91 @
R3041 SCE# VSS4 +5VA
10KOhm 101 113 VSUS_ON Default Pull High to +3VSUS
SCK FSCE# VSS5
10KOhm 105 122
SI FSCK VSS6 R3015 47KOhm
102
2

SO FMOSI
55 RF_ON 103 75 EC_AGND 2 1 BAT_ORG_LED#
2

FMISO AVSS
3

IT8518E R3022 47KOhm


Q3001B
2 1 CHG_LED_BLUE#
UM6K1N 5
4

Q3001A
UM6K1N 2 RF_ON_R
1

GND GND

R3035 2 1 0Ohm

@
Cload=12.5PF

Share ROM non-Share ROM place close to EC


R3021
10MOhm
+3VA_EC EC_XIN 2 @ 1 EC_XOUT

+3VA_EC
X3001
2

32.768Khz
1

R3028 C3013 2 +/-20ppm/12.5PF R3026


3.3KOhm 0.1UF/16V 1 4 2 @ 1

1
R3019 C3012
2

3.3KOhm 0.1UF/16V 0Ohm


1

A U3004 U3003 @ @ @ A

3
1

1
SCE# R3034 2 1 0Ohm SCE#_S 1 8 SCE# R3033 2 @ 1 0Ohm SCE#_nonS 1 8
1

SO R3029 1 CS# VCC CE# VCC


2 15Ohm SO_S 2 7 SO R3013 1 @ 2 15Ohm SO_nonS 2 7 ROM_HD#_nonS C3010 C3011
ROM_WP#_S SO/SIO1 HOLD# SCLK_S SCK SO HOLD#
+3VA_EC R3032 1 2 3.3KOhm 3 6 R3030 1 2 15Ohm +3VA_EC R3024 2 @ 1 3.3KOhm ROM_WP#_nonS
3 6 SCK_nonS 15Ohm 1 @ 2 R3016 SCK 10PF/50V 10PF/50V

2
WP#/ACC SCLK SI_S R3031 1 SI WP# SCK SI_nonS SI
4 5 2 15Ohm 4 5 15Ohm 1 @ 2 R3023 @
GND SI/SIO0 GND SIO
MX25L3206EM2I-12G PM25LD010C-SCE
05V000000005 (128KB)
@

Title : ITE8518E
need to check ROM P/N Engineer: Wing_Cheng
BU2/RD3
Size Project Name Rev
C VA70 1.0
Date: Friday, February 03, 2012 Sheet 30 of 99
5 4 3 2 1
5 4 3 2 1

D D

+3V_LAN

+3VSUS
U3301
R3309 1A 40 mil
1 2 1
VDD33

1
0Ohm C3301 C3302 C3303 C3304 11
TRXP0 L_TDP 34
12 L_TDN 34
10UF/6.3V 10UF/6.3V 1UF/10V 0.1UF/16V TRXN0
14

2
TRXP1 L_RDP 34
15 L_RDN 34
TRXN1
17 L_TRDP2 34
TRXP2
18 L_TRDM2 34
GND TRXN2
20 L_TRDP3 34
TRXP3
21 L_TRDM3 34
TRXN3
+AVDDH27

L_TRDP1

L_TRDP2

L_TRDP3
2 L_TRDN0

L_TRDN1

L_TRDN2

L_TRDN3
2 L_TRDP0
9
AVDDH_REG

R3304

R3303

R3302

R3301

R3312

R3313
1

R3306

R3305
C3310 C3308 C3309

2
0.1UF/16V 0.1UF/16V 1UF/10V

2
+AVDDH27
GND 1% 1% 1% 1% 1% 1% 1% 1%
22
AVDDH1

49.9Ohm

49.9Ohm

49.9Ohm

49.9Ohm

49.9Ohm

49.9Ohm

49.9Ohm

49.9Ohm
R3317 1 2 0Ohm 16

1
AVDDH2

+AVDDL11
1

C3311 6
AVDDL_REG

1
20 mil C3323 C3324 C3325 C3326

1
0.1UF/16V C3312 C3313 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V
2

2
0.1UF/16V 1UF/10V

2
C GND C
GND GND GND GND
1

1
C3314 C3315 C3317 C3316 13 Close Chip
AVDDL1
19
0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V AVDDL2
34
2

2
AVDDL3
31
AVDDL4
39 LED1
+VDD17 LED[1] LED0 LED0
38 LED_BLINKINGn 34
L3301 1 VCTL17 LED[0] R3314 CLK_REQ6_LAN#
2 40
LX LED[2]
23 1 @ 2 0Ohm
40 mil 60 mil 1 T3301
1

C3305 C3306 2.2UH

1
0.1UF/16V 10UF/10V 30 PCIE_RXP_LAN_R C3327 1 2 0.1UF/16V R3307
2

TX_P PCIE_RXP6_LAN 21
29 PCIE_RXN_LAN_R C3328 1 2 0.1UF/16V 10KOhm
TX_N PCIE_RXN6_LAN 21
35 Strap for non-overclocking

2
RX_P PCIE_TXP6_LAN 21
36 PCIE_TXN6_LAN 21
RX_N
<200 mil <200 mil
33 CLK_PCIE_LAN 21
VDDCT REFCLK_P
5 32 CLK_PCIE_LAN# 21
VDDCT REFCLK_N GND
1

C3307

0.1UF/16V
2

+3V_LAN +3V_LAN

2
R3323 R3322
4.7KOhm 4.7KOhm
+DVDDL11 @ @

1
37
DVDDL_REG
20 mil
1

C3318 C3319 2
B PERSTn BUF_PLT_RST# 24,30,40,47,51,53,55,70 B
1UF/10V 0.1UF/16V 3 PCIE_WAKE#_LAN LED1
2

WAKEn LED_LINKn 34
25
SMCLK

1
26
SMDATA
1

C3321 C3331 GND R3321


12PF/50V @ C3320 4 R3318 1 2 0Ohm Pull High at PCH 10KOhm
CLKREQn CLK_REQ6_LAN# 21
GND 1 2 0.1UF/16V 820PF/50V 24
2

DVDDL R3319 VDDCT


1AV200000090 1 2 0Ohm @

2
1

@
GND GND
2 28
NC

1
XIN_LAN 8 27 C3330 C3329 GND
XOUT_LAN XTLI TESTMODE
GND 4 1 2 7
XTLO GND
41
SP3301 42 0.1UF/16V 1UF/10V

2
25MHZ R0402 GND1 @ @
43
X3301 1% GND2
GND 1 2 10 44
3

XOUT_LAN_C R3308 2.37KOhm RBIAS GND3


GND 1 2 45
GND4
R3301 close to pin10 49
C3322 GND8
48
12PF/50V GND7 GND GND
47
GND6
46
GND5
AR8151-BL1A-RL
GND
This customer directs part number 020O-002P000 ATHEROS/AR8151-BL1A-RL +3VSUS
R1.3

1
R3310
10KOhm

2 1
G
PCIE_WAKE#_LAN
2 S

3
PCIE_WAKE# 22,51,53

2N7002 D
A A
Q5306

R3315 1 @ 2 0Ohm

Title : LAN_AR8151L
BG1-CSC-HW R&D Dept.5 Engineer: Ahren_chen
Size Project Name Rev
Custom T13M_RG 1.0
Date: Friday, February 03, 2012 Sheet 33 of 99
5 4 3 2 1
5 4 3 2 1

+VDD17

FAE suggestion 1003

1
R3414
11/30 Swap for LU3401/LU3402 co-lay(Elmer) 0Ohm
Co-Layout

2
C3409 2 1 1UF/6.3V LU3401

LU3402
D L_TXP_T 2 23 L_TXP D
RD+ 1 33 L_TDP TD1+ MX1+
L_TDP 16 RX+ L_TXP
1 24 L_CMT0
TCT1 MCT1
L_TXN_T 3 22 L_TXN
33 L_TDN TD1- MX1-

L_TDN RD- 2 15 RX- L_TXN L_RXP_T 5 20 L_RXP


33 L_RDP TD2+ MX2+
RDCT1 CT_1 3 14 CT_4 L_CMT1 4 21 L_CMT1
TCT2 MCT2
CT_2 6 11 CT_3 L_CMT0 L_RXN_T 6 19 L_RXN
33 L_RDN TD2- MX2-
TD+
L_RDP 7 10 TX+ L_RXP
L_TRLP2_T 8 17 L_TRLP2
33 L_TRDP2 TD3+ MX3+
7 18 L_CMT2
TCT3 MCT3
EMI suggest to change 0805 size 0921
L_TRLM2_T 9 16 L_TRLM2
33 L_TRDM2 TD3- MX3-
L_RDN TD- 8 9 TX- L_RXN

NC1 4 12 NC3 L_TRLP3_T 11 14 L_TRLP3


NC2 5 33 L_TRDP3 TD4+ MX4+
13 NC4 R3401
10 15 L_CMT3 1 2
10/100MB TCT4 MCT4
@ 09V120000007 L_TRLM3_T 12 13 L_TRLM3 75Ohm
33 L_TRDM3 TD4- MX4-
09V120000003 GST5009

RDCT1
C C

1
2
07V180000007

1
C3405
C3404 C3411 275V 1500PF/2KV

2
D3401 0.1UF/16V 1000PF/50V

2
EMI Req @ U3405 /HOME
@ 1
1 2

LAN_GND
AZ2025-01H.R7G
R3408 1 2 0Ohm

10PF/50V 2 1 C3406
U3403

10PF/50V 2 1 C3407 L_TXP 1 8 L_TXP

10PF/50V 2 1 C3408 +3V_LAN 510Ohm 1 2 R3411 LED_LINKn L_TXN 2 7 L_TXN


L_RXP 3 6 L_RXP

1
R3413

1
0Ohm L_RXN 4 5 L_RXN
LAN_GND @ C3403
470PF/50V /HOME

2
1

@ AZ3028-04P
R3409
0Ohm LAN_GND U3404
B L_TRLP2 1 8 L_TRLP2 B
LAN_GND
2

L_TRLM2 2 7 L_TRLM2
L_TRLP3 3 6 L_TRLP3
R3412 1 2 510Ohm
33 LED_LINKn
@
10 L_TRLM3 4 5 L_TRLM3

13
LAN_GND
1

LAN_JACK_8P AZ3028-04P /HOME


C3401
P_GND1
G
470PF/50V L_TXP 1
2

@ L_TXN 2
L_RXP 3
LAN_GND L_TRLP2 4
L_TRLM2 5
L_RXN 6
L_TRLP3 7
14 P_GND2

L_TRLM3 8
Y

CON3401
11

12

12V23GBSD009

R3410 1 2 510Ohm
33 LED_BLINKINGn
1

@ C3402
470PF/50V Close Connector
2

A A
LAN_GND

LAN_GND

for Non-overclocking <Variant Name>

Title : RJ45/ RJ11


BG1-CSC-HW R&D Dept.5 Engineer: Ahren_chen
Size Project Name Rev
Custom
PLFG 1.0
Date: Friday, February 03, 2012 Sheet 34 of 99
5 4 3 2 1
A B C D E

LVDS
D3705

From PCH
@
1

AZ2025-01H.R7G
@
2
LVDS/eDP control signal
D3703

共共pin 共共pin
AZ2025-01H.R7G @
LVDS_YA0P 2 1 10PF/50V
LVDSA_L0P_PCH 23
LVDS_YA0M LVDSA_L0N_PCH 23 INT_MIC_AC_IN 1 2 C3751

SP3702
LVDS/EDP LVDS/EDP
LVDS_YA1P LVDSA_L1P_PCH 23
LVDS_YA1M LVDSA_L1N_PCH 23 ANALOG 1 2 R0402 A_GND
1 LVDS_CLK 1
CH A LVDS_DATA
LVDS_DDCCLK_PCH 23
LVDS_DDCDAT_PCH 23
LVDS_YA2P LVDSA_L2P_PCH 23
LVDS_YA2M LVDSA_L2N_PCH 23
LCD_BACKOFF LCD_BACKEN_PCH 23
LCD_VDD_EN

41
LCD_VDD_EN_PCH 23
LVDS_CLKAP LVDSA_LCLKP_PCH 23 CON3701
LVDS_CLKAM

GND1
LVDSA_LCLKN_PCH 23
AC_INV 2 1 BACK_EN_C LCD_BL_PW M LCD_BL_PW M_PCH 23
AC_INV 2 1 ANALOG
4 3
LVDS_YB0P USBP8-_L 4 3 INT_MIC_AC_IN
LVDSB_L0P_PCH 23 6 5 INT_MIC_AC_IN 41
LVDS_YB0M USBP8+_L 6 5
LVDSB_L0N_PCH 23 8 7
8 7 LVDS_CLKBM
10 9
LVDS_YB2M 10 9 LVDS_CLKBP
12 11
LVDS_YB1P LVDS_YB2P 12 11
LVDSB_L1P_PCH 23 14 13
LVDS_YB1M 14 13 LVDS_YB1M
LVDSB_L1N_PCH 23 16 15
LVDS_YB0M 16 15 LVDS_YB1P
CH B LVDS_YB0P
18
20
18
20
17
19
17
19
LVDS_YB2P LVDSB_L2P_PCH 23 22 21 LVDS_CLKAM +EDP_VCC +LCD_VCC
LVDS_YB2M LVDS_YA2M 22 21 LVDS_CLKAP
LVDSB_L2N_PCH 23 24 23
LVDS_YA2P 24 23
26 25

2
26 25 LVDS_YA1M D3706
28 27

2
LVDS_CLKBP LVDS_YA0M 28 27 LVDS_YA1P R3704
LVDSB_LCLKP_PCH 23 30 29 1 2 LCD_BACKOFF# 30
LVDS_CLKBM LVDS_YA0P 30 29 R3714 10KOhm
LVDSB_LCLKN_PCH 23 32 31
32 31 LVDS_DATA L3720 +3V_CMOS 10KOhm /UMA RB751V-40 +3VS
34 33
LCD_BL_PWM_C 34 33 LVDS_CLK 120Ohm/100Mhz @ D3702
36 35

1
36 35 +3V_CMOS_C
+LCD_VCC 38 37 1 2 2 LID_SW # 30,48,65

1
38 37

GND2
40 39 +3VS Irat=400mA 3
40 39 LCD_BACKOFF
1

1
C3747

2
W toB_CON_40P 1V/0.1A

42
0.1UF/16V R3712

2
12V17GISM084 100KOhm
LVDS(3.3V)

4
AC_BAT_SYS
2 +LCD_VCC RN3734A RN3734B 2

1
L3702 2.2KOhm 2.2KOhm
+3VS 80Ohm/100Mhz /UMA /UMA
2 1 AC_INV 1kOhm/100Mhz
L3705 1 2 LCD_EC_PWM 30

3
1

1
Irat=2A C3708 C3709 C3725
@ Irat=300mA
1

@ 39PF/50V LVDS_CLKBP
R3737 0.1UF/25V 0.1UF/25V 1AV200000014 LVDS_CLKAP 1kOhm/100Mhz

2
0Ohm @ LCD_BL_PW M_C L3704 1 2 LCD_BL_PW M LVDS_CLK
BACK_EN_C LVDS_DATA
Irat=300mA
C3715 C3719
2

U3701 39PF/50V 39PF/50V


+LCD_VCC_OUT 1 5 1AV200000014 LVDS_CLKBM 1AV200000014

1
OUT IN LVDS_CLKAM @ @ C3706 C3707

2
2 R3701

1
GND 100PF/50V 100PF/50V

2
1

2
LCD_VDD_EN 3 4 +LCD_VCC_R 2 1+LCD_VCC_OUT R3709 C3705 R3705 @

2
EN DSG C3703 1KOhm 10PF/50V C3712
1KOhm
150Ohm +3VS R3710 10PF/50V R3711 C3704 @ @ 10PF/50V
G5244T11U

1
2

+LCD_VCC 1KOhm @ 1KOhm 10PF/50V @ @

1
2

2
R3713 @ @ @

1
100KOhm
1

C3701 C3702
1UF/6.3V C3711
1

4.7UF/6.3V 1AV200000038 C3723 0.1UF/16V C3724


2

39PF/50V 1AV200000023 39PF/50V


1AV200000014 1AV200000014
@ @

3 3

From CPU
eDP DP_AUXP
DP_AUXN
C3720
C3721
1 2 0.1UF/16V
0.1UF/16V
DP_AUXP_PCH 3

31
1 2 DP_AUXN_PCH 3
/UMA CON3703
/UMA +3V_CMOS_C 1

SIDE1
DP_TXP0 C3726 0.1UF/16V USBP8-_E 1
1 2 DP_TXP0_PCH 3 2
DP_TXN0 C3722 0.1UF/16V USBP8+_E 2
1 2 DP_TXN0_PCH 3 3
3
/UMA 4
4
/UMA 5
DP_TXP1 C3728 0.1UF/16V ANALOG 5
1 2 DP_TXP1_PCH 3 6 33
DP_TXN1 C3727 0.1UF/16V INT_MIC_AC_IN 6 SIDE3
1 2 DP_TXN1_PCH 3 7
7
/UMA 8
DP_TXN1 8
/UMA 9
DP_TXP1 9
10
10
11
DP_TXN0 11
12
DP_TXP0 12
eDP(3V) 13
14
13
14
SIDE4
34

DP_AUXP 15
+EDP_VCC DP_AUXN 15
16
16
17

HPD
USB Camera
+3VS 17
+EDP_VCC 18
18
19
T3703 BIST 19
1 20
20
21
DP_HPD_C 21
22
1

BACK_EN_C 22
23
R3736 LCD_BL_PWM_C 23
24
+VCCP 24
0Ohm 25
eDP_ON# 25
25 eDP_ON# 26 35
U3702 AC_INV 26 SIDE5
27
2

1
4 +EDP_VCC_OUT AC_INV 27 4
5 1 28
IN OUT 28

SIDE2
R3719 AC_INV R3706 RN3711A
R3702 GND
2 @ CPU 1KOhm AC_INV
29
30
29
30
1 2 1 0Ohm 2
/UMA
+EDP_VCC_OUT1 2 +eDP_VCC_R 4 3 LCD_VDD_EN
HPD low active W TOB_CON_30P 0Ohm
@
USBP8-_L
2 24 USB_PN8

32
DSG EN
12V371BSM002 10V440000001

1
150Ohm G5244T11U DP_HPD#_PCH L3706
3 DP_HPD#_PCH Q3703 +3V +3V_CMOS 90Ohm/100Mhz
2

3 2N7002
@ D
@ R3723 /UMA

4
1

C3713 C3714 100KOhm USBP8+_L


1UF/6.3V 1 24 USB_PP8
@ DP_HPD_C
1AV200000038 4.7UF/6.3V G 3 0Ohm 4
2

S 2
1

RN3711B
@ @ R3720 @
100KOhm
/UMA
2

RN3733 close to EDP connector(CON3703)


+LCD_VCC +EDP_VCC

R3735 1 2 0Ohm RN3733A


USBP8-_L 2 0Ohm 1 USBP8-_E
EDP connector(CON3703)
LVDS connector(CON3701) USBP8+_L 4 0Ohm 3 USBP8+_E
for LVDS/eDP power sequence check RN3733B

5 5

Title : LVDS CONN


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 37 of 99
A B C D E
5 4 3 2 1

Check UMA and DSC inductor value


56nH
DAC_R 1 2 V_RED_J L3801 1 2 09V020000009 RED
23 DAC_R_PCH
JP3801 SHORT_PIN
56nH
DAC_G 1 2 V_GREEN_J L3802 1 2 09V020000009 GREEN
23 DAC_G_PCH
JP3802 SHORT_PIN
56nH
D D
DAC_B 1 2 V_BLUE_J L3803 1 2 09V020000009 BLUE
23 DAC_B_PCH
JP3803 SHORT_PIN

DDC2BD_5 R3814 1 2 0Ohm DDC2BD_S

HSYNC_CRT R3804 2 1 0Ohm HSYNC

VSYNC_CRT R3805 2 1 0Ohm VSYNC

DDC2BC_5 R3815 1 2 0Ohm DDC2BC_S

+5VS

1
1

2
R3801 R3802 R3803 C3801 C3802 C3803 C3804 C3805 C3806 C3807 C3808 C3809 C3810
D3804 150Ohm 150Ohm 150Ohm
RB751V-40 1% 1% 1% 6.8PF/50V6.8PF/50V6.8PF/50V 6.8PF/50V6.8PF/50V6.8PF/50V12PF/50V6.8PF/50V6.8PF/50V12PF/50V

1
2

2
+3VS

2
+5VS_CRT

1
R3806 R3807
Q3801A 2.2KOhm 2.2KOhm

2
C UM6K1N C

2
5
DDC2BD 1 6 DDC2BD_5
23 DDC2BD_PCH
DDC2BC 4 3 DDC2BC_5
23 DDC2BC_PCH
Q3801B +3VS
UM6K1N

1
R3820 The LC filter circuit(NV DSC only)
CON3801 10KOhm
16 DDC:L=27nH,C=12PF

2
DDC2BC_S 15 5 CRT_IN#_EC_CON 2
R3821
1 CRT_IN#_EC 30
HSYNC/VSYNC:L=27nH,C=47PF
10
RGB:L=100nH,C=10PF

1
VSYNC 14 4 @ 0Ohm
9 R3822
HSYNC 13 3 BLUE 0Ohm
8
DDC2BD_S 12 2 GREEN

DDC2BD_S
7

VSYNC
11 1 RED +5VS
6

U3801
B B
3 4 HSYNC_CRT
DAC_HSYNC GND Y
23 DAC_HSYNC_PCH 2 17
A

4
1 5
OE# Vcc 1.1 - 23 D_SUB_15P D3801
74AHCT1G125GW 12V10GBRD012 CM1293_04SO
06V030000010 +5VS_CRT @

U3802
1 5
DAC_VSYNC OE# Vcc
23 DAC_VSYNC_PCH 2
A VSYNC_CRT
3 4
GND Y
74AHCT1G125GW

3
06V030000010

DDC2BC_S
HSYNC
1.1 - 23

A A

Title : CRT
BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 38 of 77
5 4 3 2 1
5 4 3 2 1

23 HDMI_CLKP_PCH C3908 1 2 0.1UF/16V HDMI_CLKP


/UMA
23 HDMI_CLKN_PCH C3910 1 2 0.1UF/16V HDMI_CLKN
/UMA
C3909 1 2 0.1UF/16V HDMI_TXP0
23 HDMI_TXP0_PCH
/UMA
C3911 1 2 0.1UF/16V HDMI_TXN0
23 HDMI_TXN0_PCH
/UMA
C3904 1 2 0.1UF/16V HDMI_TXP1
23 HDMI_TXP1_PCH
/UMA
23 HDMI_TXN1_PCH C3905 1 2 0.1UF/16V HDMI_TXN1
/UMA
23 HDMI_TXP2_PCH C3906 1 2 0.1UF/16V HDMI_TXP2
/UMA
C3907 1 2 0.1UF/16V HDMI_TXN2
D
23 HDMI_TXN2_PCH D
/UMA

2 R3914

2 R3917

2 R3913

2 R3911

2 R3916

2 R3912

2 R3910

2 R3915
Close to connector and do T routing

R3910,R3911,R3912,R3913,R3914,R3915,R3916,R3917
Intel design guide : 680ohm /UMA

680OHM 1

680OHM 1

680OHM 1

680OHM 1

680OHM 1

680OHM 1

680OHM 1

680OHM 1
NV reference schematics : 499ohm /DGPUO

3
D
EMI solution
Q3902
1
+5VS 2N7002
G
2 S N/A HDMI_CLKP R4840 1 @ 2 220Ohm HDMI_CLKN
10V220000339

GND HDMI_TXP0 R4841 1 @ 2 220Ohm HDMI_TXN0


10V220000339

HDMI_TXP1 R4842 1 @ 2 220Ohm HDMI_TXN1


10V220000339
@ @
HDMI_TXN0 1 2 RN3903A HDMI_TXN0_CON HDMI_TXN2 1 2 RN3901A HDMI_TXN2_CON HDMI_TXP2 R4843 1 @ 2 220Ohm HDMI_TXN2
0Ohm 0Ohm
10V220000339
4

3
L3904 L3901
67ohm EMI suggestion 0922 67ohm EMI suggestion 0922
N/A N/A
1

2
C C
09V090000007 09V090000007
@ @
HDMI_TXP0 3 4 HDMI_TXP0_CON HDMI_TXP2 3 4 HDMI_TXP2_CON
0Ohm 0Ohm
RN3903B RN3901B

@ @
HDMI_CLKP 3 4 RN3904B HDMI_CLKP_CON HDMI_TXP1 3 4 RN3902B HDMI_TXP1_CON
0Ohm 0Ohm
1

2
HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible
L3903 L3902
67ohm EMI suggestion 0922 67ohm EMI suggestion 0922
N/A N/A
4

09V090000007 09V090000007
@ @
HDMI_CLKN 1 2 HDMI_CLKN_CON HDMI_TXN1 1 2 HDMI_TXN1_CON
0Ohm 0Ohm
RN3904A RN3902A

+12VS 12V12GBRD001

20
22
HDMI_CON_19P
1

P_GND1
P_GND3
G

F3901
+5VS_HDMI
2 S

+5VS 2 1
D

HDMI_TXP2_CON 1
0.35A/6V 1
NDS351AN_NL HDMI_TXN2_CON 3 2
3 2 HDMI_TXP1_CON
Q3901 5 4
5 4
2

C3901 HDMI_TXP0_CON 7 6 HDMI_TXN1_CON


D3902 HDMI_TXN0_CON 7 6
9 8
0.1UF/25V 9 8 HDMI_CLKP_CON
1V/0.1A 11 10
1

+3VS 11 10 HDMI_CLKN_CON
RN3905,RN3906 HDMI_SCL
13
15
13 12
12
14
15 14 HDMI_SDA
Intel design guide:2.2K ohm /UMA 17 16
1

HDMI_HPD_CON 17 16 +5VS_HDMI
19 18
19 18
B NV reference schematics:4.7K ohm /DGPUO B

P_GND2
P_GND4
4
2

RN3905B RN3905A RN3906A RN3906B


2.2KOhm 2.2KOhm 2.2KOhm 2.2KOhm
CON3901

21
23
+3VS
3
1

HDMI_CLKP_CON

11KOhm HDMI_CLKN_CON
2

23 HDMI_DDC_CLK_PCH HDMI_SCL_PCH 1 6 HDMI_SCL


23 HDMI_DDC_DATA_PCH HDMI_SDA_PCH 4 3 HDMI_SDA
Q3904A
UM6K1N Q3904B
UM6K1N
5

11KOhm
C3903 C3902
+3VS 10PF/50V 10PF/50V
@ @
2

@
2
R39212
R3920
R1.0 0106
HDMI HPD Cost Reduced Level Shifter Design Recommendation

HDMI_HPD 1 2 HDMI_HPD_CON
23 HDMI_HPD_PCH R3902 4.7KOhm
EMI solution
3

D3901 R3918
1.25V/0.15A 10KOhm
2
2

A A

+3VS

Title : HDMI
BG1-HW RD Div.2-NB RD Dept.5 Engineer: Wing_Cheng
Size Project Name Rev
Custom BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 39 of 77
5 4 3 2 1
5 4 3 2 1

From System's PCIE interface


PCIE_TXP1_CR
21 PCIE_TXP1_CR
PCIE_TXN1_CR GND
21 PCIE_TXN1_CR CON4001

4
PCIE_RXP1_CR

NP_NC1

P_GND2
21 PCIE_RXP1_CR

21 PCIE_RXN1_CR PCIE_RXN1_CR

CLK_PCIE_CR_PCH
D 21 CLK_PCIE_CR_PCH D
SD_D2 P20 P40
CLK_PCIE_CR#_PCH SD_DAT2 XD_GND2 XD_CD#
21 CLK_PCIE_CR#_PCH P19 P39
SD_D3 MS_VSS(GND)2 XD_CD XD_RDY
P18 P38
CLK_REQ1_CR# SD_DAT3/MMC_RSV XD_R/XD_B XD_RE#
21 CLK_REQ1_CR# +3V_CARD P17 P37
MS_CLK R4005 MS_CLK_R MS_VCC XD_RE XD_CE#
2 1 P16 P36
BUF_PLT_RST# SD_CMD MS_SCLK XD_CE XD_CLE
24,30,33,47,51,53,55,70 BUF_PLT_RST# 0Ohm P15 P35
SD_CMD/MMC_CMD XD_CLE

1
C4013 C4011 MS_D3 P14 P34 XD_ALE
10PF/50V 10PF/50V MS_INS# MS_DATA3 XD_ALE XD_WE#
@ @ P13 P33
MS_INS XD_WE XD_WP#
30,37,38,39,41,47,48,49,53,55,60,63,66,69,91,92 +3VS +3VS P12 P32

2
MS_D2 SD_VSS/MMC_VSS1 XD_WP
P11 P31
MS_DATA2 XD_GND1 XD_D0
+3V_CARD P10 P30
MS_D0 SD_VDD/MMC_VDD XD_D0 XD_D1
P9 P29
SD_CLK R4002 SD_CLK_R MS_SDIO/DATA0 XD_D1 XD_D2
2 1 P8 P28
MS_D1 SD_CLK/MMC_CLK XD_D2 XD_D3
0Ohm P7 MS_DATA1 XD_D3 P27

1
C4014 C4010 MS_BS P6 P26 XD_D4
10PF/50V @ 10PF/50V MS_BS XD_D4 XD_D5
P5 MS_VSS(GND)1 XD_D5 P25
@ SD_CD# P4 P24 XD_D6

2
SD_D0 SD_CD XD_D6 XD_D7
P3 SD_DAT0/MMC_DAT XD_D7 P23
C4019 0.1UF/16V SD_D1 P2 P22
SD_DAT1 XD_VCC +3V_CARD
GND 2 1 SD_WP P1 P21
SD_WP SD_VSS/MMC_VSS2/GND_FOR_CD/WP

CLK_REQ1_CR#
BUF_PLT_RST#
T4010
GND 1 1% 2 T4009

P_GND1

NP_NC2
R4019 T4005
T4008

MS_INS#
RES 6.2K OHM 1/16W (0402) 1%

SD_CD#
SP15
SP14
10V220000088

+3VS

1
1
1
1
CARD_READER_40P

2
12V34GBSM002

48
47
46
45
44
43
42
41
40
39
38
37
U4000

RREF

EECS
EESK
GPIO/EEDI
3V3_IN2
CLK_REQ#
PERST#
EEDO

MS_INS#
SD_CD#
SP15
SP14
C PCIE_TXP1_CR SP13 GND GND C
1 HSIP SP13 36
PCIE_TXN1_CR 2 35 SP12 GND
CLK_PCIE_CR_PCH HSIN SP12 SP11
3 REFCLKP SP11 34
C4016 CLK_PCIE_CR#_PCH 4 33 SP10
4.7UF/6.3V 1 AV12 REFCLKN SP10 SP9
C4012 0.1UF/16V GND 2 5 32
PCIE_RXP1_CR 1 HSOP_R AV12 SP9 SP8
2 6 31 4.7UF/6.3V C4021
PCIE_RXN1_CR 1 HSON_R HSOP SP8 SP7
2 7 30 1 2
HSON SP7
C4009 0.1UF/16V GND 8 29 SP6
SD/MMC/MMC plus/MS/xD
DV12 GND1 SP6 SP5
1 2 9 28
0.1UF/16V DV12 SP5 DV12_S
+3V_CARD C4007 10 27 1 2 GND
+3VS Card1_3V3 DV12_S
11 26
3V3_IN1 GND3
trace width 40mils 12 25 SD_D2 C4022 0.1UF/16V
SD_CMD
DV33_18

Card2_3V3 SD_D2
1

SD_CLK
xD_CD#

C4006
SD_D1
SD_D0

SD_D3

+3V_CARD
GND2

C4008
10UF/10V
SP1
SP2
SP3
SP4

0.1UF/16V C4008 C4002 SD CARD CAP


2

RTS5209-GR
C4003 MS CARD CAP
C4004 XD CARD CAP
13
14
15
16
17
18
19
20
21
22
23
24

GNDGND

1
Part number:020J-007D000 C4023
C4002 C4003 C4004
10UF/10V
SD_CMD
DV33_18

0.1UF/16V 0.1UF/16V 0.1UF/16V


XD_CD#

SD_CLK

2
SD_D1
SD_D0

SD_D3
SP1
SP2
SP3
SP4

AV12 1 2 DV12
L4000 0Ohm Close to connector
@ GND
C4024
C4020
2

@ Pin Name Description


4.7UF/6.3V

0.1UF/16V
1

SP1 SD_D7/XD_RDY SP1 SD_D7 XD_RDY


B B

SP2 SD_D6/XD_RE# SP2 SD_D6 XD_RE#

SP3 SD_D5/XD_CE# SP3 SD_D5 XD_CE#

GND SP4 SD_D4/XD_WE# SP4 SD_D4 XD_WE#

SP5 MS_BS/XD_CLE SP5 MS_BS XD_CLE

SP6 MS_D5/XD_ALE SP6 MS_D5 XD_ALE

SP7 MS_D1/XD_WP# SP7 MS_D1 XD_WP#

SP8 MS_D4/XD_D0 SP8 MS_D4 XD_D0

SP9 MS_D0/XD_D1 SP9 MS_D0 XD_D1

SP10 MS_D2/XD_D2 SP10 MS_D2 XD_D2

Remove Serial Flash SP11


SP12
MS_D6/XD_D3
MS_D3/XD_D4
SP11

SP12
MS_D6

MS_D3
XD_D3

XD_D4

SP13 MS_D7/XD_D5 SP13 MS_D7 XD_D5

SP14 MS_CLK/XD_D6 SP14 MS_CLK XD_D6


Reserve for BIOS boot function
SP15 SD_WP/XD_D7 SP15 SD_WP XD_D7

A A

When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled. Share Pin
Title : RTS5209
BG1/CSC/HW5 Engineer:
Peter5 Huang
Size Project Name Rev
Custom Comal 1.0
Date: Friday, February 03, 2012 Sheet 40 of 99
5 4 3 2 1
5 4 3 2 1

R4118
1 2

+12VS +12VS 0Ohm


Intel 1.01 Design Guide update #440484
10V440000001
R1.3 use dual mosfet
+5VS PVDD

1
SP4105 SP4106
R0402 R0402

2 2
UM6K1N
GND_PVSS

5
Q4105A 6 1
UM6K1N Placement near audio codec
Q4105B 3 4 Placement near audio codec
R4113 2 0Ohm ACZ_SYNC_AUD_R
1 Moat

H_SPKL-_M
H_SPKL+_M
H_SPKR-_M
20 ACZ_SYNC_AUD

H_SPKR+_M
@ PVDD PVDD
R4122 1 2 0Ohm ACZ_SDOUT_AUD_R
20 ACZ_SDOUT_AUD
D
@ D

1
C4123 C4120 C4125 C4129 R4102
1 2
10UF/10V 0.1UF/16V 0.1UF/16V 10UF/10V

2
0Ohm
10V440000001
N/A
+5VS +5VS_AUDIO
+5VS_AUDIO
48mA Typical

1
C4110 C4111

1
+3VS_AUD 2.2UF/6.3V 0.1UF/16V D4101 C4114

2
50mA Typical @
@ 10UF/10V

2
AZ2015-01H.R7G

1
C4101 C4104 C4103 N/A

49
48
47
46
45
44
43
42
41
40
39
38
37

1
U4101A 1AV500000008
2.2UF/6.3V 0.1UF/16V 0.1UF/16V A_GND

SPDIFO

SPK-OUT-R-

SPK-OUT-L-
GND

EAPD
PVDD2

PVSS2
PVSS1

PVDD1
AVDD2
AVSS2
SPK-OUT-R+

SPK-OUT-L+
2

2
A_GND
@

EMI suggestion 0922 Placement near audio codec 1 36 C4126 2 1 2.2UF/6.3V


T4101 DVDD CBP
1 2 GPIO0/DMIC-DATA CBN 35
T4102 1 3 34 C4128 2 1 2.2UF/6.3V A_GND
GPIO1/DMIC-CLK CPVEE
42 MUTE_AMP# 4 PD# HPOUT-R(PORT-I-R) 33
ACZ_SDOUT_AUD_R AC_HP_R 42
5 SDATA-OUT HPOUT-L(PORT-I-L) 32
AC_HP_L 42
CAPLESS HEADPHONE
R4133 1 2 0Ohm 6 31
20 ACZ_BCLK_AUD BCLK MIC1-VREFO-L VREFOUT_A_E_L 42
7 DVSS2 MIC1-VREFO-R 30 VREFOUT_A_E_R 42
20 ACZ_SDIN0_AUD 2 R4104 1 ACZ_SDIN0_R 8 SDATA-IN MIC2-VREFO 29 MIC2_VREFO
C4116 1
1

C4143 33Ohm AUD_LDO_CAP 2 A_GND


9 DVDD-IO LDO-CAP 28 C4115 1 2

LINE1-R(PORT-C-R)
LINE2-R(PORT-E-R)
VREF_CODEC +5VS_AUDIO 10UF/10V A_GND

LINE1-L(PORT-C-L)
ACZ_SYNC_AUD_R

LINE2-L(PORT-E-L)

MIC1-R(PORT-B-R)
10 27

MIC2-R(PORT-F-R)

MIC1-L(PORT-B-L)
MIC2-L(PORT-F-L)
10PF/50V SYNC VREF @ 10UF/10V
20,42 ACZ_RST#_AUD 11 26
2

@ RESET# AVSS1 @
12 PCBEEP AVDD1 25
C4105

MONO-OUT

1
PC_BEEP_R 1 R4103 2 PC_BEEP_C 2 1PC_BEEP C4106 C4107 C4108 C4141

SenseA

SenseB
JDREF
@ 47KOhm 0.1UF/16V 2.2UF/6.3V 0.1UF/16V 2.2UF/6.3V 0.1UF/16V

2
1

1
Need to close AUDIO codec R4115 1 2 0Ohm C4102
R4107 @
C
4.7KOhm 2100PF/50V ALC271X-VB6-CG C

13
14
15
16
17
18
19
20
21
22
23
24
D4102 02V0J0000016
A_GND A_GND A_GND
2

20 SB_SPKR 1
3 PC_BEEP_R Placement near audio codec

Sense_A

AUD_EXT_MIC_R
AUD_EXT_MIC_L
30 EC_SPKR 2
A_GND

COMBO_MIC_IN_AC_E_R
COMBO_MIC_IN_AC_E_L
1V/0.2A
61 HP_JD# R4109 1 2 39.2KOhm 1%
1 2
R4114 0Ohm
@ R4105 AUD_LDO_CAP
61 MIC_EXT_JD# 2 1 20KOhm 1%
C4137 1000PF/50V

AUD_JDREF
2 1 A_GND

1
C4142
R4123
C4134 2 1 1UF/6.3V INT_MIC_AC_IN_L C4118 1 2 2.2UF/6.3V MIC_IN_AC_E_R 42 10UF/10V

2
2 1 C4135 2 1 1UF/6.3V INT_MIC_AC_IN_R

2
37 INT_MIC_AC_IN
C4119 1 2 2.2UF/6.3V MIC_IN_AC_E_L 42 N/A
R4124
1KOhm A_GND 4.7KOhm
1

C4138 1000PF/50V N/A


C4136 @ Frank 2 1 A_GND

1
1000PF/50V 0503 Vender request INT_MIC_AC_IN
2

close codec IC R4108


2 1 20KOhm A_GND
A_GND 1%
U4101B
50 57 Placement near audio codec except C1923, C1922, C1924, and C1925
GND1 GND8
51 GND2 GND7 56
52 GND3 GND6 55
53 54 R4101 2 1 20KOhm
GND4 GND5 42 COMBO_MIC_EXT_JD#

ALC271X-VB6-CG CON4102
02V0J0000016 ALC271-SPKR_EC_ICH_Colay GND2 6
JP4102 R4129 2 1 0Ohm H_SPKL+_C 1
R4130 1
1 2 2 1 0Ohm H_SPKL-_C 2 2
R4131 2 1 0Ohm H_SPKR+_C 3
SHORTPIN R4132 3
2 1 0Ohm H_SPKR-_C 4 4
@ 5
GND1
Configuration for ALC269 JP4101 WTOB_CON_4P

C4124

C4122

C4130

C4127
1 2 12V17ABSM000
Internal Speaker: Port D

1
SHORTPIN
B External Headphone: Port A @ B

10PF/50V

10PF/50V

10PF/50V

10PF/50V
R4110

2
1 2 External Microphone: Port F
JP4104
0Ohm Internal Microphone: Port B 1 2
10V440000001 SHORTPIN
+3VS @
+3VS_AUD

A_GND CON4101

GND2 6
H_SPKL+_M R4125 2 1 0Ohm H_SPKL+ 1
R4126 1
H_SPKL-_M 2 1 0Ohm H_SPKL- 2 2
H_SPKR+_M R4127 2 1 0Ohm H_SPKR+ 3
R4128 3
H_SPKR-_M 2 1 0Ohm H_SPKR- 4 4
GND1 5

WTOB_CON_4P

C4100

C4109

C4112

C4113
12V17ABSM000

1
10PF/50V

10PF/50V

10PF/50V

10PF/50V
2

A
R4120 2.2KOhm A
MIC2_VREFO 1 2

C4140 1 2 2.2UF/6.3V COMBO_MIC_IN_AC_E_R


R4121
1 2 C4139 1 2 2.2UF/6.3V COMBO_MIC_IN_AC_E_L
42,61 COMBO_MIC
1

C4121
1KOhm
10UF/10V
2

@
R4119
22KOhm
A_GND 10V240000016
Title : CODEC-ALC269
1

R1.1 Add Audio Combo jack schematic 0801 Engineer: Wing_Cheng


ASUSTeK COMPUTER INC. NB1
A_GND
Size Project Name Rev
Custom BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 41 of 77
5 4 3 2 1
5 4 3 2 1

+5VS

+5VA

1
R4202
AMP De-Pop Control circuit

1
10KOhm
D D
R4201

2
100KOhm MUTE_AMP#
MUTE_AMP# 41
3

2
D
Q4201
1
G 2N7002
2 S

6
Q4202A
SP4201
UM6K1N
30 OP_SD# 1 2 R0402 2

1
3
Q4202B
SP4202
UM6K1N
20,41 ACZ_RST#_AUD 1 2 R0402 5

4
C C

GND

41 VREFOUT_A_E_R

41 VREFOUT_A_E_L

2
R4211 R4210
4.7KOhm 4.7KOhm

1
41 MIC_IN_AC_E_L 1 2 MIC_IN_AC_E_L_J 61
R4207 1KOhm
41 MIC_IN_AC_E_R 1 2 MIC_IN_AC_E_R_J 61
R4204 1KOhm

B B

R4205 1 2 51Ohm
41 AC_HP_R HP_JACK_R 61
R4206 1 2 51Ohm
41 AC_HP_L HP_JACK_L 61

COMBO_MIC_EXT_JD#
41 COMBO_MIC_EXT_JD#
3

Q4203
D3

R4208
1 1 2 1 COMBO_MIC
COMBO_MIC 41,61
G
22KOhm
1

S 2
C4201
2SK3018T106 10UF/10V
2

A 07V020000006 A

A_GND
Title :AUDIO ALC269
BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
A_GND Size Project Name Rev
B BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 42 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title : MDC CONN


BG1-HW RD Div.2-NB RD Dept.5 Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 43 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

SR-8
Del Entry audio circuit 0121-11

A A

Title : CODEC-ALC269
ASUSTeK COMPUTER INC. NB1
Engineer: Wing_Cheng
Size Project Name Rev
Custom BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 44 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

SR-8
Del Entry audio circuit 0121-11

B B

A A

Title : AUDIO ALC269


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 45 of 77
5 4 3 2 1
5 4 3 2 1

Thermal Policy
+3VS
+3VS

D D

2
R4709
10KOhm R4706
@ 10KOhm

1
Q4703B Q4703A

6
UM6K1N UM6K1N
@ @
87 VGA_HOT# 5 2

1
74 VGA_OVERTEMP# R4705 1 2 0Ohm CPU_VGA_THERM#

C C
R4702
49 PR_OVERTEMP# 1 2
0Ohm

R4708
49 CPU_THERM# 1 2
0Ohm

+3VA_EC
NPCE795 has internal power-on reset circuit
Use 47k ohm to make sure that raising time of POR is less than 10us

1
2
UM6K1N R4704 2 1 47KOhm
Q4702A

6
D4702 2 1 1.2V/0.1A

R4703
81,92 FORCE_OFF# 1 2 D4703 2 1 1.2V/0.1A EC_RST# 30
0Ohm

1
B C4701 B
4.7UF/6.3V
3

Q4702B @

2
UM6K1N
24,30,33,40,51,53,55,70 BUF_PLT_RST# 5
4

+VCCP 3
C
2 R4701 1 1 B Q4701
PMBS3904
330Ohm E
2

4,25 H_THRMTRIP#

A A

+3VA_EC +3VA_EC 28,30

+3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,48,49,53,55,60,63,66,69,91,92 Title : RST_Reset Circuit


BG1-HW RD Div.2-NB RD Dept.5 Engineer: Wing_Cheng
Size Project Name Rev
B BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 47 of 77
5 4 3 2 1
5 4 3 2 1

Touch Pad Button/ Hall Sensor


Keyboard
CON4801 N/A

close toU4601 1 KSO0


1 KSO0 30
27 2 KSO1
GND1 2 KSO1 30
D 3 KSO2 D
+3VA 3 KSO2 30
4 KSO3
4 KSO3 30
5 KSO4
5 KSO4 30
6 KSO5
6 KSO5 30

1
+3VA +5VS +3VS 7 KSO6
7 KSO6 30
R4812 8 KSO7
8 KSO7 30
100KOhm 9 KSO8
9 KSO8 30

1
10 KSO9
10 KSO9 30
R4801 R4803 +3VA 2 11 KSO10
KSO10 30

2
12V18GWSM059 0Ohm 0Ohm 11
3 LID_SW# 12 12 KSO11
KSO11 30
FPC_CON_8P 1 13 KSO12
13 KSO12 30

1
1 C4807 14 KSO13
KSO13 30

2
1 D4801 14 KSO14
9 SIDE1 2 2 15 15 KSO14 30
3 1.25V/0.15A 100PF/50V 16 KSO15
KSO15 30

2
3 @ 16 KSO16
4 4 TP_DAT 30 @ 17 17 KSO16 30
5 Note: 18 KSO17
5 TP_CLK 30 18 KSO17 30
6 LID_SW# is easy to cause high voltage damage when 19 KSI0
6 LID_SW# 30,37,65 19 KSI0 30
10 7 plugging inverter board connector to M/B with AC present. 20 KSI1
SIDE2 7 SMB_DAT_S 16,17,28,53,55 20 KSI1 30
8 Need to add bidirectional diode to protect this pin. 21 KSI2
8 SMB_CLK_S 16,17,28,53,55 21 KSI2 30
22 KSI3
22 KSI3 30
1

1
CON4802 23 KSI4
23 KSI4 30
C4802 C4801 C4803 24 KSI5
24 KSI5 30
22PF/25V 22PF/25V 22PF/25V 28 25 KSI6
KSI6 30
2

2
GND2 25 KSI7
26 26 KSI7 30

C C
FPC_CON_26P
12V18ABSM001

1218-00MW000

+3VA +5VS +3VS 1 CN4801A KSO0


33PF/50V2
3 CN4801B KSO1
33PF/50V4
5 @ 6 CN4801C KSO2
33PF/50V
1

7 CN4801D KSO3
+3VA 33PF/50V8
@
R4802 R4804 1 CN4802A KSO4
33PF/50V2
@
0Ohm 0Ohm D4802 3 @ 4 CN4802B KSO5
33PF/50V
CON4803 5 CN4802C KSO6
33PF/50V6
@
8 TP_CLK 1 6 TP_DAT 7 @ 8 CN4802D KSO7
33PF/50V
2

8 I/O1 I/O4
10 SIDE2 7 7 1 @
33PF/50V2 CN4803A KSO8
6 3 CN4803B KSO9
6 33PF/50V4
@
5 @ TP_DAT 5 CN4803C KSO10
5 33PF/50V6
@
4 TP_CLK 7 @ 8 CN4803D KSO11
4 33PF/50V
3 LID_SW# 2 5 1 @ 2 CN4804A KSO12
3 GND VDD 33PF/50V
9 2 SMB_DAT_S 3 CN4804B KSO13
B SIDE1 2 33PF/50V4
@ B
1 SMB_CLK_S 5 @ 6 CN4804C KSO14
1 33PF/50V
7 @
33PF/50V8 CN4804D KSO15
1

FPC_CON_8P 1 CN4805A KSO16


33PF/50V2
@
12V18GWSM059 C4805 C4804 C4806 3 4 3 @ 4 CN4805B KSO17
I/O2 I/O3 33PF/50V
22PF/25V 22PF/25V 22PF/25V 5 @
33PF/50V6 CN4805C KSI0
2

7 CN4805D KSI1
33PF/50V8
@
CM1293_04SO 1 CN4806A KSI2
33PF/50V2
@
3 CN4806B KSI3
33PF/50V4
@
5 CN4806C KSI4
@ 33PF/50V6
@
7 CN4806D KSI5
33PF/50V8
@
C4816 1@ 2 33PF/50V KSI6
C4817 1@ 2 33PF/50V KSI7
@
@

A A

Title : KB/ TP/ FLASH


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 48 of 77
5 4 3 2 1
5 4 3 2 1

D D

Plam Rest Thermal Sensor +3VS_THEM +3VS


U5001 Close to CPU
PHILIP PMBS3904 R4901
+3VS 1 2
temp setting : 97 degree Pleace in the center

1
of Plamrest. 150Ohm
U4902 C4902
5 1 THERM_SET R4903 1 1% 2 17.4KOhm 0.1UF/16V

2
VCC SET Palmrest_THRM_DA
GND 2
1

4 3 CPU_THERM#
C4904 HYST OT# CPU_THERM# 47 SP4901
0.1UF/10V R4906
G709T1UF U4903 1 2 R0402 SMB1_CLK 28,30,69,74
2

1 2 06V220000007 3 1 8 SMB1_CLK_Thermal
VCC SMBCLK

1
C 2 7 SMB1_DAT_Thermal 1 2 R0402
1 B DXP SMBDATA SMB1_DAT 28,30,69,74
Q4902 C4901 3 6
0Ohm PMBS3904 DXN ALERT# SP4902
2200PF/50V 4 5

2
E THERM# GND
Place near PCH 2 G781

Plamrest_THRM_DC
C C
PR_OVERTEMP# 47

U4903 under palmrest


SMBUS addr=1001100x (98)
U4903: Remote(Local) thermal sensor,use remote mode.

R1.2-10
R4907

FAN 2 1 0Ohm

2 1@ FAN0_TACH 30
1

D4901 SS0520 C4908


C4907
22PF/25V 100PF/50V
2

@
2

+5VS
B U4901 B

1 FON# GND4 8
4

CON4901 2 7
HOLD1 +5VS_FAN VIN GND3
1 3 VO GND2 6
2 30 CTL_FAN 4 VSET GND1 5
1

3
HOLD2 C4905 C4906 G991P11U
W TOB_CON_3P 2.2UF/10V 2.2UF/10V 06V520000001
5

12V17GISM046

A A

Title : THERMAL/ FAN


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 49 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title : Realtek_RTS5138
BG1-HW RD Div.2-NB RD Dept.5 Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 50 of 77
5 4 3 2 1
5 4 3 2 1

U5101
24,30,33,40,47,53,55,70 BUF_PLT_RST#
C5101 Y5V 20%
GND 2 1 0.1UF/25V R5103 1 0Ohm 2 PCIE_RST# B13 A55 RN5101A 1 2
PERST# U2DP0 0Ohm USB3_U2_PP1 61
A56 RN5101B 3 4
U2DM0 0Ohm USB3_U2_PN1 61

PCI Express Interface


21 CLK_PCIE_USB_PCH /FL1009 B17 /FL1009
PCIECKP
21 CLK_PCIE_USB#_PCH B18 B48 /FL1009 USB3_U3_TXP1 61
PCIECKM SSTXP0

SuperSpeed USB Port 0 Interface


Y5V 20% B49
/FL1009 SSTXM0 USB3_U3_TXN1 61
C5108 2 1 0.1UF/25V USB3_PE4_RXP2_C A23
21 PCIE_RXP_USB30 PCIETXP
C5115 2 1 0.1UF/25V USB3_PE4_RXN2_C A24 B50
21 PCIE_RXN_USB30 PCIETXM SSRXP0 USB3_U3_RXP1 61
Y5V 20% B51
SSRXM0 USB3_U3_RXN1 61
21 PCIE_TXP_USB30 B15
PCIERXP
21 PCIE_TXN_USB30 /FL1009 B16
PCIERXM
A57 UREF0 12.1KOhm R5112 1 2 GND
R5114 2 PCIEREXT UREF0
1 12.1KOhm vx_r0402_small A18
PCIEREXT
B47 UCAP0 2.2nF/16V C5119 2 /FL1009
1
D
C5118 /FL1009 PCIECAP UCAP0 D
2 1 0.1UF/25V B19 Add pull-high RES.
PCIECAP
Y5V 20% A58 V1280 4.7UF/6.3V C5127 2 /FL1009
1
UV1280 X5R 10%
GND A50 +3V +1.05V_USB30
/FL1009 PPWR0 /FL1009
+3V B39 VCN0 R5107 10KOhm
OVCN0
A4 /FL1009
AVCC33X_1

Analog 3.3V power supply


B45
AVCC33X_2

1
C5120 C5103

2
1UF/6.3V 0.1UF/25V
X5R 10% Y5V 20% R5111 R5104

2
A3 B2 RN5102A 1 2 0Ohm 0Ohm
0Ohm USB3_U2_PP2 61

2
AGND33_1 U2DP1 RN5102B 3
A59 B3 0Ohm 4 USB3_U2_PN2 61
/FL1009 AGND33_2 U2DM1
B6 /FL1009

1
AGND33_3
GND B44 A7 /FL1009 USB3_U3_TXP2 61
AGND33_4 SSTXP1

SuperSpeed USB Port 1 Interface


A8 V1280
+3V /FL1009 SSTXM1 USB3_U3_TXN2 61
/FL1009 /FL1009
A9 V1281
SSRXP1 USB3_U3_RXP2 61
A12 A10 USB3_U3_RXN2 61
C5124 PVCC33X SSRXM1
1

1
C5102 C5114 0.1UF/25V
10UF/6.3V 1UF/6.3V Y5V 20% B4 UREF1 12.1KOhm R5108 1 2 GND
X5R 10% X5R 10% UREF1
2

2
A6 UCAP1 2.2nF/16V C5126 2 /FL1009
1
UCAP1
/FL1009 /FL1009 B5 V1281 4.7UF/6.3V C5121 2 /FL1009
1
UV1281 X5R 10%
GND /FL1009 A48 +3V
+1.05V_USB30 PPWR1 /FL1009
A46 VCN1 R5105 10KOhm
OVCN1
A17
AVCC10X_1

Analog 1.0V power supply


C5123 A22 /FL1009
AVCC10X_2
1

C5105 0.1UF/25V A60


1UF/6.3V Y5V 20% AVCC10X_3
B7
X5R 10% AVCC10X_4
A51
2

NC22
C B41 C
/FL1009 NC24
GND
/FL1009 A52 NB_R0402_20MIL_SMALL
+1.05V_USB30 NC23
SP5103 C5116
B14 B43 2 1 Y3801_I 1 2
C5104 AVCC10 XSCI
1

3
C5125 0.1UF/25V X5101 12PF/50V
1UF/6.3V Y5V 20% 12Mhz NPO 5%

1
X5R 10% 4
2

A19 /FL1009 R5113


AGND10_1 /FL1009

Crystal
A61 1MOhm 2 GND
/FL1009 AGND10_2
A62
AGND10_3
B8

2
/FL1009 AGND10_4 SP5102
GND B9

1
+2P5VCC AGND10_5 Y3801_O C5113 1
B20 A53 2 1 2
AGND10_6 XSCO /FL1009
B11 NB_R0402_20MIL_SMALL /FL1009 12PF/50V
PVCC25OX

FL1009
NPO 5% GND
C5112 /FL1009 /FL1009
1

C5122 0.1UF/25V Current=72mA +3V


2

1UF/6.3V Y5V 20%


Internal POWER

X5R 10% Support 4k/8k/16k EEPROM only


2

SP5101 +3V
B34
PPWRCTL

2
/FL1009 NB_R0402_20MIL_SMALL
1

2
GND A39 AUXDET R5102 1 2 4.7KOhm
/FL1009 AUXDET R5106 R5109 R5110
+2P5V U5102 4.7KOhm 4.7KOhm 4.7KOhm
A14 /FL1009 PCIE_WAKE# 22,33,53
WAKE#
A5 1 8

1
PVCC25X_1 NC1 VCC
A21 A15 CLK_REQ_USB30# 21 2 7

1
PVCC25X_2 CLKREQ# NC2 WC#
1

C5106 C5107 B46 3 6 USB3_ROMCLK


PVCC25X_3 E2 SCL
1

1UF/6.3V 0.1UF/25V /FL1009 B28 4 5 USB3_ROMDATA /FL1009


SMIN USB30_EXT_SMI# 25 VSS SDA
X5R 10% Y5V 20% USB3_ROMPresent /FL1009 /FL1009
2

A1 B27 USB3_ROMDATA M24C08-RMN6TG/G


2

PGND ROMSDA
A20
/FL1009 PGND_2 USB3_ROMCLK
A54 A35 GND GND
PGND_3 ROMSCL
EEPROM

B B
GND B10
PGND_4 USB3_ROMPresent
A33 /FL1009
+3V /FL1009 ROMPRES
Digital IO power supply

A44
DVCC33X_1
B12 B22
DVCC33X_2 U2LNKN
1

C5117 C5109 B38 B21


DVCC33X_3 PCIELNKN
1

1UF/6.3V 0.1UF/25V A27


X5R 10% Y5V 20% SSLNKN
A28
2

DATTXN
A26 B24
2

DVCC33_1 DATRXN
B25
/FL1009 DVCC33_3
B30
DVCC33_2
GND
/FL1009
+1P05V_DUAL
A11 A2 +5V
+1.05V_USB30 A13
DVCC10X_1
DVCC10X_2
NC1
NC2
A29 +5V +1.5V Imax = 0.9A
Digital core power supply

B40 A30
DVCC10X_3 NC3
1
B42 A31
DVCC10X_4 NC4 R5120
B52 A32
DVCC10X_5 NC5
A34 2KOhm
NC6
1

C5110 C5111 A37 U5103 +1.05V_USB30


NC7
1

1UF/6.3V 0.1UF/25V A16 A38 9


2

X5R 10% Y5V 20% DVCC10_1 NC8 GND2


A25 A40 1 8
2

DVCC10_2 NC9 +1P05V_DUAL_EN_A POK GND1


A36 A43 2 7
2

DVCC10_3 NC10 /FL1009 EN FB


A41 A45 3 6
/FL1009 DVCC10_4 NC11 VIN VOUT
A42 A47 4 5
DVCC10_5 NC12 CNTL NC
1

B23 A49 +3V


DVCC10_6 NC13 C5130
B26 A63 RT9025_25PSP
DVCC10_7 NC14
1

GND /FL1009 B32 A64 0.1UF/16V


2

DVCC10_8 NC15
2

B1 R5121
NC16
1

1
B29 R5101 1KOhm /FL1009
NC17

1
B31 /FL1009 C5131 C5132 R5123
NC18 4.7KOhm GND 576Ohm C5133
B33 0.1UF/16V 0.1UF/16V
2

2
NC19 R5122 22UF/6.3V
B35
1

2
NC20 +1P05V_DUAL_ADJ
B36 1 2 1 2
NC21 TESTN /FL1009 /FL1009 /FL1009
A A65 B37 A
DGND TESTN /FL1009 1.8KOhm /FL1009

GND 1022-004Q000
/FL1009
FL1009-2Q0 02V8B0000002 GND GND GND GND GND /FL1009 GND
C5134
vx_drqfn_116p_20_s354_p_fre;vx_dqfn_116p_20_s354_p_f_8v 1A60-0010C00
/FL1009 1 2
028B-0003000
Follow Fresco SPEC, Change +3VSUS to +3V 0.1UF/16V

(1.05v must not be removed earlier then /FL1009 Title : USB3.0 uPD720200
3.3V supply removed.) BG1\HW1 Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 51 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title : PCIE NEW CARD


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 52 of 77
5 4 3 2 1
5 4 3 2 1

PCIE/mSATA
Select PCIE or mSATA IF select mSATA(only +3VAUX)
R5320 1 @ 2 0Ohm PCIE_mSATA_C23 C5314 1 2 0.01UF/50V
21 PCIE_RXN3_mSATA SATA_RXP1 20
R5321 1 @ 2 0Ohm PCIE_mSATA_C25 C5315 1 2 0.01UF/50V
21 PCIE_RXP3_mSATA SATA_RXN1 20
D D
R5318 1 @ 2 0Ohm PCIE_mSATA_C31 C5316 1 2 0.01UF/50V
21 PCIE_TXN3_mSATA SATA_TXN1 20
R5319 1 @ 2 0Ohm PCIE_mSATA_C33 C5317 1 2 0.01UF/50V
21 PCIE_TXP3_mSATA SATA_TXP1 20

+3.3VS_mSATA

2
+3.3VS_mSATA H5301 H5302
R5315
Q5310 10KOhm
2N7002 @ +1.5VS_mSATA
@ HT-G4041M20TFE HT-G4041M20TFE
1

1
G

PCIE_W AKE#_mSATA
3

S 2

22,33,51 PCIE_W AKE#


D

CON5301
PCIE_W AKE#_mSATA 1 2
WAKE# 3.3V_1
3 Reserved1 GND7 4
5 Reserved2 1.5V_1 6
21 CLK_REQ3_PCIE_mSATA# 7 CLKREQ# UIM_PWR 8
9 GND1 UIM_DATA 10
21 CLK_PCIE_mSATA#_PCH 11 REFCLK- UIM_CLK 12
C 13 14 C
21 CLK_PCIE_mSATA_PCH REFCLK+ UIM_RESET
15 GND2 UIM_VPP 16

17 Reserved/UIM_C8 GND8 18
19 Reserved/UIM_C4W_DISABLE# 20 W LAN_ON 25,55
21 22 MINICARD_RST#_mSATA R5305 2 1 0Ohm
GND3 PERST# BUF_PLT_RST# 24,30,33,40,47,51,55,70
PCIE_mSATA_C23 23 24 R5306 2 1 0Ohm
PERn0 +3.3Vaux W LAN_RST#_PCH 25,55
PCIE_mSATA_C25 25 26 @
PERp0 GND9
27 GND4 1.5V_2 28
29 30 SMBC_mSATA R5316 1 @ 2 0Ohm
GND5 SMB_CLK SMB_CLK_S 16,17,28,48,55
PCIE_mSATA_C31 31 32 SMBD_mSATA R5317 1 @ 2 0Ohm
PETn0 SMB_DATA SMB_DAT_S 16,17,28,48,55
PCIE_mSATA_C33 33 34
PETp0 GND10 USBP11-
35 GND6 USB_D- 36
37 38 USBP11+
+3.3VS_mSATA Reserved3 USB_D+
39 Reserved4 GND11 40
41 Reserved5 LED_WWAN# 42
43 Reserved6 LED_WLAN# 44
45 Reserved7 LED_WPAN# 46
47 Reserved8 1.5V_3 48 RN5301B
49 50 USBP11- 3 4
Reserved9 GND12 0Ohm
51 Reserved10 3.3V_2 52
@

4
53 56 L5301
GND13 NP_NC2 USB_PN11 24
54 GND14 NP_NC1 55 90Ohm/100MHz USB_PP11 24
09V090000002
MINI_PCI_LATCH_52P

1
12V44GISM005 @
B B
RN5301A
USBP11+ 1 2
0Ohm
+3.3VS_mSATA
@
R5308
1 2

0Ohm R5313
1

C5302 C5305 C5301 10V440000001 1 2


10UF/10V C5303 C5304 +3VS +3.3VS_mSATA
1AV500000008 0.1UF/16V 0.1UF/16V 0.01UF/50V 0.01UF/50V 0Ohm
2

10V440000001
@ @
+1.5VS +1.5VS_mSATA

+1.5VS_mSATA
1

C5307 C5310
10UF/10V C5308 C5309
1AV500000008 0.1UF/16V 0.1UF/16V 0.01UF/50V
2

@ @ @ @
A A

Title : WiFi/WiMAX
BU1-RD Div.1-HW RD Dept.1 Engineer:
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 53 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title : MINICARD (WUSB /UPCONVERT)


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 54 of 77
5 4 3 2 1
5 4 3 2 1

1215 +3VS_WLAN
RN5501A
1 0Ohm 2

USBP5-

1
@ +3VS_WLAN @

1
PCIE_WAKE#_WLAN

S 2
30 WLAN_WAKE# 09V090000002 USB_PN5 24

D
+1.5VS_WLAN 90Ohm/100MHz USB_PP5 24
D L5501 D
2N7002

4
Q5511 USBP5+
RN5501B
3 0Ohm 4
R5524 1 2 0Ohm WiFi/WiMAX
CON5501
1 2
R5509 WAKE# 3.3V_1
3 4
BT_ON/OFF#_R Reserved1 GND7
2 0Ohm 1 BT_DISABLE_M5 5 6
21 CLK_REQ2_WLAN#
@ 7
9
Reserved2
CLKREQ#
GND1
1.5V_1
UIM_PWR
UIM_DATA
8
10
1215
21 CLK_PCIE_WLAN#_PCH 11 12
REFCLK- UIM_CLK R5522 0Ohm
21 CLK_PCIE_WLAN_PCH 13 14 RF_ON 30
REFCLK+ UIM_RESET
15 16
GND2 UIM_VPP
R1.1 For IOAC, 10/31
17 18 @
Reserved/UIM_C8 GND8 WLAN_ON_C R5523 0Ohm
19 20 WLAN_ON 25,53
Reserved/UIM_C4 W_DISABLE# MINICARD_RST# R5505 2 @
21 22 1 0Ohm BUF_PLT_RST# 24,30,33,40,47,51,53,70
GND3 PERST# R5506 2 @
21 PCIE_RXN2_WLAN 23 24 1 0Ohm WLAN_RST#_PCH 25,53
PERn0 +3.3Vaux R5507 2
21 PCIE_RXP2_WLAN 25 26 1 0Ohm WLAN_RST#_EC 30
PERp0 GND9
27 28
GND4 1.5V_2 SMBC R5516 1 @
29 30 2 0Ohm SMB_CLK_S 16,17,28,48,53
GND5 SMB_CLK SMBD R5517 1 @
21 PCIE_TXN2_WLAN 31 32 2 0Ohm SMB_DAT_S 16,17,28,48,53
PETn0 SMB_DATA
21 PCIE_TXP2_WLAN 33 34
+3VS_WLAN PETp0 GND10 USBP5-
35 36
GND6 USB_D- USBP5+
+3VS_WLAN 37 38
Reserved3 USB_D+
39 40
Reserved4 GND11

2
41 42
R5518 Reserved5 LED_WWAN#
43 44 LED_WLAN# 66
Reserved6 LED_WLAN#
10KOhm 45 46
R5530 @ 0Ohm Reserved7 LED_WPAN#
25 BT_ON_PCH 47 48
D5501 Reserved8 1.5V_3
49 50
1

R5531 0Ohm BT_ON/OFF#_R SP5501 2 Reserved9 GND12


30 BT_ON_EC 2 1 1 R0402 BT_DISABLE_M51 51 52
Reserved10 3.3V_2 +3VS_WLAN
RB751V-40
C 53
54
GND13
GND14
NP_NC2
NP_NC1
56
55
0131 C

1
G
R5514 1 @ 2 0Ohm MINI_PCI_LATCH_52P 2N7002 Q5502

2 S

3
12V44GBSD000 RF_DET# 30

D
RF_DET#_R 1 2
R5501 0Ohm

+3VS_WLAN +3VS_WLAN
+3VS

1215 R5508 1 2 0Ohm


1

C5502 C5505 C5506 @ +1.5VS +1.5VS_WLAN


10UF/10V C5503 C5504
1AV500000008 0.1UF/16V 0.1UF/16V 0.01UF/50V 0.01UF/50V
2

+3VO R5513 1 2 0Ohm


@ @
@
R5528 1 2 0Ohm

+1.5VS_WLAN

2 S
D
3
SI2304BDS-T1-GE3

G
AC_BAT_SYS Q5501

1
1

C5510 C5513

2
10UF/10V C5511 C5512
1AV500000008 0.1UF/16V 0.1UF/16V 0.01UF/50V R5525
2

@ @ @ @ 180KOHM
B B
+3VO

1
2

2
R5526 R5532
100KOhm 1MOhm

1
1

3
C5501
UM6K1N 1UF/25V

2
5 Q5513B

4
6

UM6K1N
0Ohm 2 1 R5527 2 Q5513A
30,81 IOAC_EN
1

RF_ON 0Ohm 2 @ 1 R5529

A A

Title : WiFi/WiMAX
BU1-RD Div.1-HW RD Dept.1 Engineer:
Size Project Name Rev
C VA70 1.0
Date: Friday, February 03, 2012 Sheet 55 of 77
5 4 3 2 1
5 4 3 2 1

Screw M x 2 Fix Hole J x 1


TP_LEFT TPR2 1 2 0Ohm TP_LEFT_R TP_LEFT_R

@
TP_H1 TP_H3
1 1
C236D110 CT197D118N
12V09SBSM020 12V09SBSM020 12V09SBSM020
TP_SWITCH_4P TP_SWITCH_4P TP_SWITCH_4P
TP_H2
D 1 1 3 1 3 1 3 D
C236D110
Fix Hole K x 1
2 4 2 4 2 4
5 GND2 GND1 6 5 GND2 GND1 6 5 GND2 GND1 6
TP_H4 TP_SW1 TP_SW6 TP_SW4
TP_GND 1
DO172X118N

@ @
HOTBAR_PAD_8P

8 8 TP_+3VA TP_GND TP_GND TP_GND


0202 7
6
7
6
TP_+5VS
TP_GND
5 TP_DAT_IO
5 TP_CLK_IO TP_RIGHT TPR3 TP_RIGHT_R TP_RIGHT_R
4 4 1 2 0Ohm
3 TP_LID_SW#
3 SMB_DAT_IO
2 2 @
1 SMB_CLK_IO
1
1

12V09SBSM020 12V09SBSM020 12V09SBSM020


TPCON1 TPCO6 TPC07 TPC08 TP_SWITCH_4P TP_SWITCH_4P TP_SWITCH_4P
10PF/50V 10PF/50V 10PF/50V
2

C 1 3 1 3 1 3 C

TP_GND TP_GND TP_GND 2 4 2 4 2 4


5 GND2 GND1 6 5 GND2 GND1 6 5 GND2 GND1 6
TP_SW5 TP_SW2 TP_SW3

TPCON3
@ @
1 TP_LEFT
1 TP_RIGHT
2
Touch Pad 2
3
4
3
4 TP_CLK_IO
TP_DAT_IO
TP_GND TP_GND TP_GND TP_GND
5
WIN8 5
6
7
6
7
8
SMB_DAT_IO
SMB_CLK_IO
TP_+5VS

8
TP_+3VA TP_+3VA
HOTBAR_PAD_8P
LID Switch TP_DAT_IO
TP_D1

TP_CLK_IO
B 1 6 B
TPC01 1 2 0.1UF/10V I/O1 I/O4

1
AH180-WG-7
TPR09 2 5
TP_+5VS 100KOhm 1 GND VDD
Vdd
GND 3
TP_GND

2
TP_LID_SW# 2 OUTPUT TP_RIGHT 3 TP_LEFT
4
Touch Pad TPCON2

1 1
TP_CLK_IO_C TPR01 1 TP_CLK_IO
TPU01 I/O2 I/O3

2 2 0Ohm CM1293_04SO

WIN7 2
3
4
3
4
5
TP_DAT_IO_C TPR02 1

TP_LEFT
2 0Ohm TP_DAT_IO
@
5
1

1
6 TP_RIGHT TP_D2 TP_D3
6
2

HOTBAR_6P TP_GND
TPC02 TPC03 TPC04 TPC05
1

10PF/50V 10PF/50V 10PF/50V 10PF/50V


1

TPC09

1
@ 1000PF/50V
2

A TP_GND TP_GND TP_GND TP_GND TP_GND TPC10 A


@ 1000PF/50V

2
AZ5123-01H AZ5123-01H
2

2
07V180000006 07V180000006
Title :TP_M
BG1-HW RD Div.2-NB RD Dept.5 Engineer: Wing_Cheng
TP_GND Size Project Name Rev
TP_GND TP_GND
TP_GND
B BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 56 of 77
5 4 3 2 1
5 4 3 2 1

Screw G x 2 Fix Hole H x 1 Fix Hole I x 1

PWR_H1
1 PWR_H3
C276D110 1 PWR_H4
CT197D118N 1
PWR_H2 OT39DO142X118N
1
C276D110

D D

PWR_GND
+5VSUS_PWR

POWER Button LED

1
PWR_C01
@ 47PF/50V

2
1

1
PWR_LED02 PWR_LED01

+
WLAN_SW#_PWR PWR_R06 1 @ 2 0Ohm WLAN_SW#_PWR_R BLUE BLUE
07V130000054 07V130000054
PWR_GND

2
PWR_SW2
6 GND2 SWITCH_4P

4 3

2
2 1
GND1

PWR_R02
300Ohm
5

1
C
PWRLED_ON#_PWR C

PWR_GND

R1.1 reverse PWR_CON01 and change pin 1~4 pin define 1024
+3VA_PWR +5VSUS_PWR

PWR_CON01
10 10 LID_SW#_PWR
9 9
8 8
7 7
6 6
5 5
WLAN_SW#_PWR

PWRLED_ON#_PWR
LID Switch +3VA_PWR
4 4 PWR_SW#_PWR
3 3
2 2 PWR_C02 1
1 1 2 0.1UF/16V

HOTBAR_10P
PWR_SW01

1
AH180-WG-7
PWR_R05
6

SWITCH_4P
100KOhm 1
GND2

Vdd
GND 3
4 3
B B

2
LID_SW#_PWR 2
2 1 OUTPUT
GND1

PWR_U01
5

PWR_GND
1

1
PWR_D4 PWR_D5

PWR_GND
1

PWR_GND PWR_C04

1
@ 1000PF/50V
2

1AV200000003 PWR_C03
AZ5123-01H AZ5123-01H @ 1000PF/50V
2

2
07V180000006 07V180000006 1AV200000003
PWR_SW#_PWR

PWR_SW3 PWR_GND PWR_GND


PWR_GND PWR_GND
6

SWITCH_4P
GND2

4 3

2 1
5 GND1

A A

PWR_GND

Title : PWR BTN


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 57 of 77
5 4 3 2 1
5 4 3 2 1

+5VUSB0_IO

0.01UF/16V IOC12
+5V_USB_DB_C IOL01 80Ohm/100Mhz
1 2
USB 2.0
2 1

1
+ IOC08
IOCE01 IOC09 12V13GBSD021
100UF/6.3V 0.1UF/16V 33PF/50V USB_CON_1x4P

2
1BV080000001 +5VUSB0_IO 1 5

2
0.01UF/16V IOC13 IO_USB_PN3 1 P_GND1
2 1 2 6
IO_USB_PP3 2 P_GND2
3 7
3 P_GND3
4 8
4 P_GND4
D_GND_IO D_GND_IO
IOCON4

D D
0.01UF/16V 2 1 IOC14 IOD4 D_GND_IO D_GND_IO

IO_USB_PP3 1 6 IO_USB_PN3
12V13GBSD021
+5V_USB_DB_C +5VUSB0_IO USB_CON_1x4P
0.01UF/16V 2 1 IOC11 +5VUSB0_IO 1 5
IO_USB_PN9 1 P_GND1
HOTBAR_20P 2 5 2 6
IO_USB_PP9 2 P_GND2
3 7
3 P_GND3
20 4 8
20 4 P_GND4
19 D_GND_IO
19 A_GND_IO IOCON3
18 D_GND_IO
18
17 IO_USB_PN9 3 4 IO_USB_PP9
17
16
16 IO_USB_PN3
15 D_GND_IO D_GND_IO
15 IO_USB_PP3
14 CM1293_04SO
14
13
13 IO_USB_PN9
12
12
11
10
9
8
11
10
9
8
7
IO_USB_PP9

MIC_IN_AC_E_R_IO
D_GND_IO Moat
7 MIC_IN_AC_E_L_IO
6
6
5
4
5
4
3
MIC_EXT_JD#_IO
AC_HP_L_IO
AC_HP_R_IO
A_GND_IO
3 HP_JD#_IO
2
2 COMBO_MIC_IO
1
1
IOCON5

A_GND_IO
D_GND_IO
Headphone & MIC combo Jack
IOCON6
COMBO_MIC_IO 7
C 1 C

AC_HP_L_IO IOR4 2 1 0Ohm AU_HP_LL_JACK 2


6
AC_HP_R_IO IOR5 2 1 0Ohm AU_HP_RR_JACK 3
4
HP_JD#_IO IOR3 2 1 0Ohm HP_JD#_Jack 5 P_GND1 8
P_GND2 9

1
IOC9 IOC6 IOC7 NP_NC1 10
Fix Hole F x 1 NP_NC2

MIC_IN_AC_E_R_JACK
11
AU_HP_RR_JACK

MIC_IN_AC_E_L_JACK
MIC_EXT_JD#_IO
AU_HP_LL_JACK

COMBO_MIC_IO
Screw L x 2 100PF/50V 100PF/50V 100PF/50V

2
PHONE_JACK_9P

HP_JD#_Jack
12V14GBSD006
IO_H3
IO_H1 1 A_GND_IO A_GND_IO A_GND_IO
1 OB291X283DO118X130N
C354D118
A_GND_IO A_GND_IO

IO_H2
1
C354D118
@ @ 2 AZ2025-01H.R7G @
1

2
AZ2025-02S AZ2025-02S AZ2025-02S
@

D_GND_IO
IOD1 IOD2 IOD12
3

3
IOD3
1

COMBO_MIC_IO

1
IOC10 IOC2
10PF/50V 33PF/50V

2
B B
Fix Hole E x 1 @ @
A_GND_IO A_GND_IO A_GND_IO A_GND_IO

IO_H4 A_GND_IO
1
CB276D118N

MIC JACK
IOCON2

8
8
7
7
1
MIC_IN_AC_E_L_IO IOR2 1 0Ohm MIC_IN_AC_E_L_JACK 1
2 2
2
6
MIC_IN_AC_E_R_IO IOR01 1 0Ohm MIC_IN_AC_E_R_JACK 6
2 3
3
4
MIC_EXT_JD#_IO 4
5
5
9
NP_NC1
1

1
IOC8 IOC06 IOC05 10
NP_NC2
100PF/50V 100PF/50V 100PF/50V
2

2
PHONE_JACK_8P

A A
A_GND_IO A_GND_IO A_GND_IO A_GND_IO

R1.1 Add 2nd MIC schematic 0804

Title : IO
BG1-NB1-HW-NB5 Engineer: Wing_Cheng
Size Project Name Rev
C BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 58 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A
Title : SLIDE_SW
BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
A
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 59 of 77
5 4 3 2 1
5 4 3 2 1

HDD 1 9.5mm
HDD 2
CON6001
12.5mm
1 25 0928 CON6002
C6001 1 NP_NC3
20 SATA_TXP0 2 1 0.01UF/50V SATA_TXP0_C 2 2 S1 S1 NP_NC3 3
C6002 2 1 0.01UF/50V SATA_TXN0_C 3 23 C6006 2 1 0.01UF/50V SATA_TXP3_C S2
20 SATA_TXN0 3 NP_NC1 20 SATA_TXP3 S2
4 C6008 2 1 0.01UF/50V SATA_TXN3_C S3 1
4 20 SATA_TXN3 S3 NP_NC1
D C6003 2 1 0.01UF/50V SATA_RXN0_C 5 S4 D
20 SATA_RXN0 5 S4
C6004 2 1 0.01UF/50V SATA_RXP0_C 6 C6005 2 1 0.01UF/50V SATA_RXN3_C S5
20 SATA_RXP0 6 20 SATA_RXN3 S5
7 C6007 2 1 0.01UF/50V SATA_RXP3_C S6
7 20 SATA_RXP3 S6
S7 S7
+3VS
+3VS
+3VS 8 8 +3VS
9 9 P1 P1
1

C6018 C6017 10 P2
10 P2

1
@ @ 11 C6026 C6025 P3
10UF/6.3V 0.1UF/25V +5VS +5VS_HDD1 11 @ @ P3
12 P4
2

SP6001 12 10UF/6.3V 0.1UF/25V +5VS +5VS_HDD2 P4


13 P5

2
13 SP6002 P5
1 2 14 14 P6 P6
15 15 1 2 P7 P7
SHORT_PIN 16 P8
16 SHORT_PIN P8
17 17 P9 P9
+5VS_HDD1 T5101 1 18 P10
18 +5VS_HDD2 T5102 P10
19 19 1 P11 P11
20 20 NP_NC2 24 P12 P12
21 21 P13 P13 NP_NC2 2
22 22 NP_NC4 26 P14 P14
1

C6021 C6020 C6019 P15 4


P15 NP_NC4

1
@ @ SATA_CON_22P C6024 C6023 C6022
10UF/6.3V 10UF/6.3V 0.1UF/25V 12V241BRD010 @ @ SATA_CON_22P
2

10UF/6.3V 10UF/6.3V 0.1UF/25V 12V24GBRD019

2
C C

ZERO POWER ODD SUPPORT


ODD support Hokey turn off ODD power 1
R6003
2

0Ohm

+5VS /non_Zero_ODD +5VS_ODD

2 S
D
3
SI2304BDS-T1-GE3

G
Q6002

1
/Zero_ODD
+12VSUS
CON6003
4 NP_NC4 S1 S1
S2 SATA_ODD_TXP2 0.01UF/50V 1 2 C6011 SATA_TXP2 20 +5VSUS
S2

2
2 S3 SATA_ODD_TXN2 0.01UF/50V 1 2 C6012 +3VS
B NP_NC2 S3 SATA_TXN2 20 B
S4 R6004
S4 SATA_ODD_RXN2 0.01UF/50V
S5 S5 1 2 C6013 SATA_RXN2 20 100KOhm
SATA_ODD_RXP2 0.01UF/50V 2 C6014

2
S6 S6 1 SATA_RXP2 20

1
S7 /Zero_ODD
R6006

1
S7 R6007
0Ohm 1 100KOhm
2 R6001 SATA_ODD_PRSNT# 25 10KOhm
/Zero_ODD /Zero_ODD

1
+5VS_ODD /Zero_ODD

1
2
P1 UM6K1N R6011
P1 0Ohm 1 Q6001B
P2 P2 2 R6005 5 10KOhm
1 P3 /Zero_ODD C6010
/Zero_ODD

4
NP_NC1 P3
1

6
P4 + /Zero_ODD 1UF/25V

2
P4
1

3 P5 CE5101 UM6K1N /Zero_ODD


NP_NC3 P5 C6015 C6016 0Ohm 1 Q6001A
P6 P6 100UF/6.3V 25 SATA_ODD_PW RGT 2 R6009 2
0.01UF/50V 10UF/10V 1BV170000001 /Zero_ODD
2

1
@ /Zero_ODD
SATA_CON_13P
12V24GBRD020 0Ohm 1 2 R6002 SATA_ODD_DA# 24 3
D
/Zero_ODD Q6003
2N7002
1 /Zero_ODD
G
2 S

A A

Title : SATA HDD/ ODD


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 60 of 77
5 4 3 2 1
A B C D E

MB USB +5VO

+5VO

1
R6125

1
100KOhm C6107
/USBSLP 0.1UF/16V +5VO +5V_USB1

1
G
U6107 /USBSLP R6114 1 2 0Ohm
U6101

2
1 A 5

2 S

3
30 USBP0_EN VCC

D
1 8 /non_USBSLP
USBCEN GND GND OUT1
2 B 2 7
2N7002
Q6105
/USBSLP
3 GND 4
3
4
IN1
IN2
OUT2
OUT/NC
EN#/EN OC#
6
5 USB_CHG_OC# 1
D6102
USB 3.0
Y 3 USB_OC0# 24
Vcc=2~5.5 G547E1P81U USB30_OC#

11
13
2

1
/USBSLP C6110 06V290000008 CON6101
GND 2.5A current limit 1V/0.1A

P_GND2
P_GND4
1UF/6.3V SSRN 5

2
SSRX-

1
@ GND 4
1 R6110 +5V_USB1 SSRP PGND 1
6
+5VA 10KOhm DPP0_CON_P SSRX+
3
R6113 1 D+
2 0Ohm GND 7
DPN0_CON_N GND
2

2
D-

1
/non_USBSLP SSTN 8

P_GND1
P_GND3
R6111 SSTX-
1
@ SSTP VBUS
100KOhm 9
SSTX+

6
Q6103A

1
USBP0_EN# 2 UM6K1N + USB_CON_9P

10
12
2
CE6101 12V136URD007

1
@ 100UF/6.3V C6101 /USB30
0.1UF/25V

1
3
@ +5VO
1AV200000041
N/A
Q6103B
USBP0_EN 5 UM6K1N

3 10KOhm

10KOhm
4
GND

@
FRESCO(USB30) PCH(USB20) COLAY

1
U6102
SSRN 1 10 SSRN

RN6108A
3
RN6101B
0Ohm 4
Sleep & Charge SSRP

SSTN
2
3
LINE_1
LINE_2
GND(Pin8)
NC4
NC3
9 SSRP

SSTN
4 7

/USBSLP
/USBSLP
4
2
USB_PN0_RR SSTP LINE_3 NC2 SSTP
24 USB_PN0 1 0Ohm 2 5 6
LINE_4 NC1

1
USB_PN0_R RN6113B N/A

RN6115B

RN6115A
1

2
C6116 4 0Ohm 3 AZ1045_04F
90Ohm/100MHz +5VO /USB30
0.1UF/25V

2
RN6108B L6103 @
/USBSLP
3 4 USB_PP0_RR USB_PP0_R U6105 /USBSLP L6114
24 USB_PP0 0Ohm
4

3
5 4
VDD SELCDP

3
USB_PP0_R 6 3 USB_P0+ DPP0_CON_P
RN6102B USB_PN0_R TDP DP USB_N0- DPN0_CON_N
1 0Ohm 2 7 2
/FL1009 TDM DM USBCEN
51 USB3_U2_PN1 3 0Ohm 4 30 CHGCB0# 8 1
RN6101A CB CEN
9
USB 2.0

2
RN6102A GND
/FL1009 1 2 SLG55584AVTR 90Ohm/100MHz
51 USB3_U2_PP1 0Ohm
06V150000009 CON6102
2 0Ohm 1 6
P_GND2
4 8
RN6113A N/A +5V_USB1 DPP0_CON_P GND P_GND4
@ 3
DPN0_CON_N D+
FRESCO(USB30) PCH(USB30) COLAY 1 0Ohm 2 RN6112A /non_USBSLP
2
1
D-
VBUS P_GND3
7
RN6103B /USB30 3 4 RN6112B /non_USBSLP 5
0Ohm P_GND1
0.1UF/25V 4 0Ohm 3 SR-74
C6102 2 1 /PCH_U30 USB3_TX3_C_N SSTN USB_CON_4P
24 USB3_TX1_N
C6105 2 1 /FL1009 12V136USD002
51 USB3_U3_TXN1
4

0.1UF/25V /USB20
2 L6101 @ 2
90Ohm/100MHz
0.1UF/25V
1

C6104 2 1 /PCH_U30 USB3_TX3_C_P SSTP


24 USB3_TX1_P
C6103 2 1 /FL1009 2 0Ohm 1
51 USB3_U3_TXP1
0.1UF/25V
RN6103A /USB30

RN6111B /USB30
4 0Ohm 3
RN6109A 1 2 /PCH_U30 USB3_RX3_C_N SSRN D6101
24 USB3_RX1_N 0Ohm
RN6110B 3 4 /FL1009
51 USB3_U3_RXN1 0Ohm
4

DPP0_CON_P 1 6 DPN0_CON_N
L6102 @
90Ohm/100MHz +5V_USB1
C6111
1

RN6109B 3 4 /PCH_U30 USB3_RX3_C_P SSRP


24 USB3_RX1_P 0Ohm
RN6110A 1 2 /FL1009 2 0Ohm 1 2 5 1 2
51 USB3_U3_RXP1 0Ohm
RN6111A /USB30
0.1UF/16V
@
no sleep & charge
USB_PP1_R 3 4 USB_PN1_R

+5V_USB1 +5V_USB2
CM1293_04SO
07V000000006
PLACE ESD Diodes 0700-0014000 near Connector R6120
1 2
+5VSUS +5V_USB2 0Ohm
U6104 10V540000001
1 8 /non_USBSLP
GND OUT1
2 7
IN1 OUT2
3 6
30 USBP1_EN 4
IN2 OUT/NC
EN#/EN OC#
G547E1P81U
5 USB30_OC#
USB 3.0
1

C6109 06V290000008

11
13
CON6105
1UF/6.3V

P_GND2
P_GND4
@
2

SSRN1 5
SSRX-
GND 4
@ +5V_USB2 SSRP1 PGND
6
USB_PP1_R SSRX+
3
D+
GND 7
USB_PN1_R GND
2
SSTN1 D-
8

P_GND1
P_GND3
SSTX-
1
3 SSTP1 VBUS 3
9
SSTX+
FRESCO(USB30) PCH(USB20) COLAY
1

RN6120A + USB_CON_9P

10
12
2

1 2 CE6103 12V136URD007
0Ohm
RN6121A 100UF/6.3V C6108 /USB30
1 2 USB_PN1_RR 0.1UF/25V
24 USB_PN1 0Ohm
2

USB_PN1_R
4

L6109 @ @
RN6121B 90Ohm/100MHz
3 4 USB_PP1_RR USB_PP1_R GND
24 USB_PP1 0Ohm
1

RN6122B 3 4
0Ohm
/FL1009 3 4 U6106
51 USB3_U2_PN2 0Ohm
SSRN1 1 10 SSRN1
RN6122A SSRP1 LINE_1 NC4 SSRP1
2 9
/FL1009 RN6120B LINE_2 NC3
51 USB3_U2_PP2 1 0Ohm 2 3
SSTN1 GND(Pin8) SSTN1
4 7
SSTP1 LINE_3 NC2 SSTP1
5 6
LINE_4 NC1
AZ1045_04F
/USB30
FRESCO(USB30) PCH(USB30) COLAY
RN6123B /USB30
0.1UF/25V 4 0Ohm 3
C6115 2 1 /PCH_U30 USB3_TX_C_N SSTN1
24 USB3_TX2_N
C6114 2 1 /FL1009
51 USB3_U3_TXN2
4

0.1UF/25V

0.1UF/25V
L6104 @
90Ohm/100MHz
USB 2.0 CON6103
1

C6112 2 1 /PCH_U30 USB3_TX_C_P SSTP1 6


24 USB3_TX2_P P_GND2
C6113 2 1 /FL1009 2 0Ohm 1 4 8
51 USB3_U3_TXP2 +5V_USB2 GND P_GND4
0.1UF/25V USB_PP1_R 3
RN6123A /USB30 USB_PN1_R D+
2
D-
1 7
VBUS P_GND3
5
RN6126B /USB30 SR-74 P_GND1
4 0Ohm 3 USB_CON_4P
RN6124B 3 4 /PCH_U30 USB3_RX_C_N SSRN1 12V136USD002
24 USB3_RX2_N 0Ohm
RN6125A 1 2 /FL1009 /USB20
51 USB3_U3_RXN2 0Ohm
4

L6108 @
90Ohm/100MHz
1

RN6124A 1 2 /PCH_U30 USB3_RX_C_P SSRP1


24 USB3_RX2_P 0Ohm
RN6125B 3 4 /FL1009 2 0Ohm 1
51 USB3_U3_RXP2 0Ohm
4 RN6126A /USB30 4

IO Board AUDIO BOARD/w USB2.0 x2


USB Power Switch for USB DB Main
+5VSUS +5V_USB_DB
U6103 N/A
1 8
GND OUT1
2 7
IN1 OUT2
3 6
IN2 OUT/NC
30 USBP2_EN 4 5 USB_OC1# 24
EN#/EN OC# +5V_USB_DB
G547E1P81U
1

C6106 N/A 06V290000008


CON6104
1UF/6.3V 20
2

20
19 22
19 SIDE2
18
18
17
17
16
USB_PN3_C 16
15
USB_PP3_C 15
14
@ 14
13
USB_PN3_C USB_PN9_C 13
24 USB_PN3 1 0Ohm 2 12
RN6107A USB_PP9_C 12
11
11
10
10
4

9
L6107 9
8
90Ohm/100Mhz 8
7
A_GND 42 MIC_IN_AC_E_R_J
42 MIC_IN_AC_E_L_J 6
7
1

6
41 MIC_EXT_JD# 5
USB_PP3_C 5
24 USB_PP3 3 0Ohm 4 42 HP_JACK_L 4
RN6107B 4
42 HP_JACK_R 3
@ 3
41 HP_JD# 2 21
5 2 SIDE1 5
41,42 COMBO_MIC 1
1

BIOS debug port FPC_CON_20P


12V18AWSM019
A_GND A_GND
@
1 0Ohm 2 USB_PN9_C
24 USB_PN9 RN6106A
4

L6106
90Ohm/100Mhz
1

3 0Ohm 4 USB_PP9_C
24 USB_PP9 RN6106B
@
Title : USB PORTS/ eSATA
BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 61 of 77
A B C D E
5 4 3 2 1

D D

C C

B B

A A

Title : Camera/ BT/ FL CONN


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 62 of 77
5 4 3 2 1
5 4 3 2 1

DC IN Battery Connector BAT_CON

T6313 T6304 T6305 T6306 T6307 A/D_DOCK_IN_F A/D_DOCK_IN F6302


T6320 T6312 T6321 T6322 T6323 1 2
L6304
1

1
150Ohm/100Mhz F6301 15A/65V

1
D_A/D_DOCK_IN 1 2 1 2 07V100000004
C6310
Irat=5A 10A/125V T6301 T6302 T6303 0.1UF/25V
C6305 C6309 C6306 07V100000003 BATT_CON_8P 1AV300000007
0.1UF/25V 1000PF/50V 0.1UF/25V @

1
1AV300000024 1AV200000018 1AV300000024 9 P_GND1 BAT_CON_F
1 1
2 2
1

1
3 PI
3 L6301 2
D 4 4 TS1#_C 11kOhm/100Mhz Irat=300mA
TS1# 90 D
5 SMB0_CLK_C L6303 2 11kOhm/100Mhz Irat=300mA
T6308 T6309 T6310 T6311 5 SMB0_CLK 30,88
6 SMB0_DAT_C L6302 2 11kOhm/100Mhz Irat=300mA
6 SMB0_DAT 30,88
7 7

1AV300000024
8

100PF/50V

100PF/50V

100PF/50V
0.1UF/25V
8

C6302

C6303

C6304
10 P_GND2
WTOB_CON_4P

C6301
4 4
CON6301
D_A/D_DOCK_IN
3 3 12V20GBSD008

1
@ @ @
2 2 D6301
1 1 TS1#_C SMB0_CLK_C
1 5

2
CON6302 C6307 C6308
12V17ABSD000 0.1UF/25V 1UF/25V GND
1AV300000024 1AV300000031 1220-00FD000 2

PI
3 4 SMB0_DAT_C
A/D_DOCK_IN T6319 T6314 T6317 T6318 T6315 T6316

2
DF5A6.8FU
R6315

1
1KOhm

BAT_CON_F

1
SR-5
0120-11 GND

Frank
Discharge Circuit 0505 Follow EVEREST

+0.75VS +3VS +1.5VS +1.8VS +1.05VS +VCCP +5VS +VCORE +VGFX_CORE

C R1.0 0126 C
1

1
Intel Comments R6303 R6305
+3VA 22Ohm 220Ohm
R6304 R6306 R6307 R6308 R6313 R6314 R6322
330Ohm 330Ohm 330Ohm 330Ohm 330Ohm 330Ohm 330Ohm
@ @ @ @ @ @
2

2
1

R6301 +0.75VS_DISCHRG +3VS_DISCHRG +1.5VS_DISCHRG +1.8VS_DISCHRG +VTT_PCH_DISCHRG +VTT_CPU_DISCHRG +5VS_DISCHRG +VCC_CORE_DISCHRG +VGFX_CORE_DISCHRG
100KOhm
3

3
Q6301B Q6302A Q6302B Q6303A Q6303B Q6304A Q6304B Q6305A Q6305B
UM6K1N UM6K1N UM6K1N UM6K1N UM6K1N UM6K1N UM6K1N UM6K1N UM6K1N
2

5 2 5 2 @ 5 @ 2 @ 5 @ 2 @ 5 @
4

4
6

Q6301A
UM6K1N
22,24,30,91,92 SUSB_EC# 2
1

+5VSUS
+5V +3V +1.5V

1
1

R6325
+3VA 330Ohm
+3VA @
R6310 R6311 R6312
330Ohm 330Ohm 330Ohm

2
1
2

2
1

R6324 +5VSUS_DISCHRG
R6302 +5V_DISCHRG +3V_DISCHRG +1.5V_DISCHRG 100KOhm

3
100KOhm @ @ @ @ Q6311B
3

Q6306B Q6307A Q6307B UM6K1N

2
UM6K1N UM6K1N UM6K1N 5
2

5 2 5

4
6
Q6311A @
4

4
6

Q6306A @ UM6K1N
UM6K1N 30,81,91,93 VSUS_ON 2
30,91 SUSC_EC# 2 @ @ @

1
B
@ B
1

@ R1.1 Mount SUSC_EC# discharge schematic for power timing 0808

VGA Discharge Circuit

+3VS_VGA +VGA_VCORE +1.5VS_VGA +1.05VS_VGA


1

+3VA R6318 R6319 R6320 R6321


330Ohm 330Ohm 330Ohm 10Ohm
/DGPU /DGPU /DGPU /DGPU
1

R6317
100KOhm +VGA_VCORE_DISCHRG +3VS_VGA_DISCHRG +1.5VS_VGA_DISCHRG +1.05VS_VGA_DISCHRG
/DGPU
6

6
2

Q6308A Q6309B Q6309A Q6310B Q6310A


VGA_DISCHRG_EN 2 UM6K1N 5 UM6K1N 2 UM6K1N 5 UM6K1N 2 UM6K1N
/DGPU /DGPU
1

1
3

R6316
Q6308B
24 DGPU_PWR_EN 1 2 VGA_DISCHRG_CTL 5 UM6K1N /DGPU /DGPU /DGPU
A
/DGPU A
4

/DGPU
100KOhm

Unmount +VGA_Vcore discharg

Title : DC-IN/ DISCHARGE


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 63 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A Title : USB PORTS/ eSATA A

BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng


Size Project Name Rev
A
BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 64 of 77

5 4 3 2 1
5 4 3 2 1

PWR BRD/ AMBIENT/ HALL CONN.

+3VSUS
+5VSUS +3VA
12V18AWSM001
FPC_CON_10P

1
R6504 12 SIDE2
D 10KOhm 10 10 D
30,37,48 LID_SW# 9 9
8

2
8
7 7
30 WLAN_SW# 6 6
5 5
PWRLED_ON# 4
R6503 4
30 PWR_SW#_M 2 1 33Ohm PWR_SW#_S 3 3
2 2
1 1
11 SIDE1
R6509 2 1 0Ohm PWRLED_ON#
D6501 @ CON6504 30,66 PWR_BLUE_LED#
2

1
0.1UF/16V

2
R6510 2 1 0Ohm
C6504 10PF/50V 10PF/50V 33PF/50V 0.1UF/25V 10PF/50V 30,66 PWR_AMBER_LED#

2
C6508 C6512 C6520 C6505 C6506 @

1
AZ2025-02S
3

12V18AWSM001
+5VSUS +3VA FPC_CON_10P
R1.2-28
12 SIDE2
C LID_SW#
10
9
10
9
change Power LED CON6503 circuit C
8 8
7 7
WLAN_SW# 6 6
5 5
PWRLED_ON# 4
PWR_SW#_S 4
3 3
2 2
1 1
11 SIDE1

@ CON6503
1

0.1UF/16V
2

2
C6516 10PF/50V 10PF/50V 33PF/50V 0.1UF/25V 10PF/50V
2

C6514 C6517 C6519 C6515 C6518


1

DEBUG CARD CONN.


B B
+3V

C6503 1 2 0.1UF/16V

@
CON6502
12 12 SIDE1 13
LPC_AD0 11
20,30 LPC_AD0 11
10 10
LPC_AD1 9
20,30 LPC_AD1 9
EXT_SMI#_C 8
LPC_AD2 8
20,30 LPC_AD2 7 7
INT_SERIRQ_C 6
LPC_AD3 6
20,30 LPC_AD3 5 5
4 4
LPC_FRAME# 3
20,30 LPC_FRAME# 3
2 2
CLK_DEBUG 1 14
24 CLK_DEBUG 1 SIDE2
FPC_CON_12P
12V18GWSM045
Frank
0425_modify Debug port
(add EXT_SMI#_C and INT_SERIRQ_C)

A
CR R1.0 change part for EOL. Joyoung0803 A
PS. Pin define is reverse.
20,30 INT_SERIRQ R6501 2 @ 1 0Ohm INT_SERIRQ_C

25,30 EXT_SMI# R6502 2 @ 1 0Ohm EXT_SMI#_C

Title : MDC/ PWR SW/ Debug


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
Custom BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 65 of 77
5 4 3 2 1
5 4 3 2 1

+5VA

+5VSUS
Power LED Charger LED

1
1
C6601
+5VSUS C6602 @ 47PF/50V

2
1
@ 47PF/50V SR-65
1AV200000015

2
1
SR-65 LED6602

A
1AV200000015

1
LED6601

A
R6608 BLUE&ORANGE
10KOhm BLUE&ORANGE 07V130000038
@ 07V130000038

C2

C1
C2

C1
2

2
D D

2
6

3
Q6602A @ Q6602B
UM6K1N UM6K1N

2
2 5
R6604 R6602

4
@ 360Ohm 560Ohm

1
2

2
R6607 R6606 +5VA

6
360Ohm 560Ohm Q6601A
10V240000029 UM6K1N
R6611 1 2 100KOhm 2

3
Q6601B

1
R6609 1 2 0Ohm UM6K1N

1
30,65 PWR_BLUE_LED# 5
C6603

4
30,65 PWR_AMBER_LED# 0.1UF/16V

2
30 CHG_LED_BLUE#

+5VA R6617 1 @ 2 0Ohm 30 BAT_ORG_LED#

R6618 2 0Ohm +5VS


WLAN LED +5VS 1

1
3

1
3
LED6605
AMBER LED6604
07V130000055 BLUE
2 HDD LED 07V130000017
C C

2
3
D
2

2
Q6604 R6616 R6605
1 499Ohm 300OHM
25 WLAN_LED 2N7002
G 10V220000076
2 S
1

1
R6613
100KOhm R6610 1 2 0Ohm
@
2

+3VS_WLAN +3VS
LED_WLAN#_C

@ +3VS_WLAN

Storage_LED#
1

1
R6614 R6612
100KOhm 100KOhm
1

R6615
2

2
10KOhm LED_WLAN
6

3
Q6605A Q6605B Q6603A @ Q6603B
2

UM6K1N UM6K1N UM6K1N UM6K1N


55 LED_WLAN# 2 5 20 SATA_LED# 2 5
1

4
@ @

Screw hole V x 1
Screw A x 4 (PTH)
CPU Screw B x 4 Screw hole R x 1 H6607 Screw hole Q x 6 WLAN NUT
B B

H6601 H6615 H6608 H6613


1
NP_NC
1 2 5
GND1 GND4
CRT276X315D157 1 3 4 1 1 H6628 H6629
H6621 NP_NC GND2 GND3 NP_NC NP_NC
2 5 2 5 2 5
H6602 GND1 GND4 GND1 GND4 GND1 GND4
1 3 4 3 4 3 4
GND2 GND3 GND2 GND3 GND2 GND3
1 C354D126
CRT276X315D157 DO149X126N
H6603 H6622 RT413X394CBD126N ST354CB354D126N ST354CB354D126N A40M20-64AS A40M20-64AS
1 1
CRT276X315D157 C354D126 H6609 H6618
Screw hole S x 2
H6604
1 H6614 Screw hole T x 1 1 1
H6616 NP_NC NP_NC
CRT276X315D157 1
C354D126
2
3
GND1 GND4
GND2 GND3
5
4
2
3
GND1 GND4
GND2 GND3
5
4 PCH Local Side Symbol
1
NP_NC
2 5
H6625 H6623 GND1 GND4
3 4 H6611
GND2 GND3
1 1 ST354CB354D126N ST354CB354D126N
C354D126 C354D126
GPU Screw P x 2 H6610 H6619
RT394x384CB354D126N
H6605
1 1 1
H6617 NP_NC NP_NC CT236B67ID47
CRT315x335CB236D138 2 5 2 5
GND1 GND4 GND1 GND4
3 4 3 4
H6606 GND2 GND3 GND2 GND3
1
NP_NC
1 2 5 H6612
GND1 GND4
CRT315x335CB236D138 3 4
GND2 GND3
ST354CB354D126N ST354CB354D126N

Screw A x 2 (NPTH) RT394x384CB354D126N


CT236B67ID47
A A
Fix hole D x 1 H6620
H6624
H6633 1 S6635
NP_NC
1 2 5 1 1
GND1 GND4 NP_NC 1
CB276D138N 3 4 2 5
GND2 GND3 GND1 GND4
3 4 EMI_SPRING_PAD
GND2 GND3

C354D126N
Fix hole N x 1 C354D126N Title : LED/ CIR/ FN/ SCREW
H6634 BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
1 Size Project Name Rev
OB248x236DO150x138N Custom BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 66 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title : TPM
Pegatron Corp. Engineer: Wing_Cheng
Size Project Name Rev
B BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 67 of 77
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A Title : Finger Printer A

Pegatron Corp. Engineer: Wing_Cheng


Size Project Name Rev
A BA52HR/CR 1.0
Date: Friday, February 03, 2012 Sheet 68 of 77

5 4 3 2 1
5 4 3 2 1

+3VS

D D

2 4.7KOHM 1

3
4.7KOHM
RN6901A

RN6901B
+3VS +3VS_G

4
R6902 1 2 0Ohm

1
R6907 1 2 0Ohm GSENSOR_CLK
28,30,49,74 SMB1_CLK
C6901 C6902
R6908 1 @ 2 0Ohm GSENSOR_DAT 10UF/6.3V 0.1UF/16V
28,30,49,74 SMB1_DAT

2
@ @ @ @
@
C C

+3VS_G

@
16
15
14

+3VS_G U6901 06V910000009


ADC1
ADC2
Vdd

1 13 R6904 1 @ 2 0Ohm
Vdd_IO ADC3 GSENSOR_INT1_PCH 25
T6901 1 2 12
T6902 NC1 GND2 R6903 1 @
1 3 11 2 0Ohm GSENSOR_INT1_EC 30
SDA/SDI/SDO

B
GSENSOR_CLK NC2 INT1 B
4 SCL/SPC RES 10
5 9 1 T6903
SDO/SA0

GND1 INT2
CS

LIS3DHTR
6
7
8

+3VS_G

GSENSOR_DAT
1

R6901
0Ohm
@
2

A A
Title : G-Sensor TSH35TR
BU1-RD Div.1-HW RD Dept.1 Engineer: Wing_Cheng
Size Project Name Rev
A 1.0
Date: Friday, February 03, 2012 Sheet 69 of 77
5 4 3 2 1
5 4 3 2 1

GPU BOM Optional Definition


Frank
@ => Unmount.
20110513 Change N13P GPU.
+3VS_VGA /DGPU => Discrete and Optimus SKU.
/DGPUO => Discrete SKU only.
/OPT => Optimus SKU only.
U7002 /N13P-GS => When N13P-GS is mounted, we need to mount this optional.
24 DGPU_HOLD_RST# 1 A VCC 5 1
T7022 /N13P-GL => When N13P-GL is mounted, we need to mount this optional.
24,30,33,40,47,51,53,55 BUF_PLT_RST# 2 B

PEX_RST
/N13P-GS_N13M-GS => When N13P-GS or N13M-GS are mounted, we need to mount this optional.
D
3 GND 4 D
Y
SN74LVC1G08DCKR
/N13P-GS_N13P-GL => When N13P-GS or N13P-GL are mounted, we need to mount this optional.
/DGPU

R7020 2 @ 1 0Ohm

2
R7009
+3VS_VGA +3VS_VGA 100KOhm U7001A
+1.05VS_VGA
/DGPU 1/19 PCI_EXPRESS

1
2
PLACE UNDER BGA
R7008 AJ11 PLACE BETWEEN BGA AND POWER SUPPLY
PEX_WAKE_N
10KOhm AG19
PEX_IOVDD1
AJ12 AG21

1
/DGPU PEX_RST_N PEX_IOVDD2

1
C7001 C7002 C7003 C7009 C7004 C7005 C7010

G
AG22

1
CLKREQ_PEG#_R PEX_IOVDD3
AK12 AG24

S 2
21 CLKREQ_PEG# PEX_CLKREQ_N PEX_IOVDD4
AH21 1UF/6.3V 1UF/6.3V 4.7UF/6.3V 10UF/6.3V 10UF/6.3V 22UF/6.3V 22UF/6.3V

2
PEX_IOVDD5 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU
21 CLK_PCIE_PEG_PCH AL13 AH25
Q7001 PEX_REFCLK PEX_IOVDD6
21 CLK_PCIE_PEG#_PCH AK13
2N7002 /DGPU PEX_REFCLK_N
/DGPU PCIENB_RXP0 C7032 2 1 0.22UF/10VPEX_TX0+ AK14
PCIENB_RXN0 PEX_TX0
C7021 2 1 0.22UF/10VPEX_TX0- AJ14 3300 mA
/DGPU PEX_TX0_N
PCIEG_RXP0 AN12
PCIEG_RXN0 PEX_RX0
AM12 AG13
/DGPU PEX_RX0_N PEX_IOVDDQ1
AG15
PEX_IOVDDQ2

1
PCIENB_RXP1 C7018 2 1 0.22UF/10VPEX_TX1+ AH14 AG16 C7008 C7006 C7007 C7013 C7011 C7012 C7014
PCIENB_RXN1 C7019 2 PEX_TX1 PEX_IOVDDQ3
1 0.22UF/10VPEX_TX1- AG14 AG18
/DGPU PEX_TX1_N PEX_IOVDDQ4 1UF/6.3V 1UF/6.3V 4.7UF/6.3V 10UF/6.3V 10UF/6.3V 22UF/6.3V 22UF/6.3V
AG25

2
PCIEG_RXP1 PEX_IOVDDQ5 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU
AN14 AH15
PCIEG_RXN1 PEX_RX1 PEX_IOVDDQ6
AM14 AH18
/DGPU PEX_RX1_N PEX_IOVDDQ7
AH26
PCIENB_RXP2 C7024 2 PEX_IOVDDQ8
1 0.22UF/10VPEX_TX2+ AK15 AH27
PCIENB_RXN2 PEX_TX2 PEX_IOVDDQ9
C7031 2 1 0.22UF/10VPEX_TX2- AJ15 AJ27
/DGPU PEX_TX2_N PEX_IOVDDQ10
AK27
PCIEG_RXP2 PEX_IOVDDQ11
C AP14 AL27 C
PCIEG_RXN2 PEX_RX2 PEX_IOVDDQ12
AP15 AM28
/DGPU PEX_RX2_N PEX_IOVDDQ13
AN28
PCIENB_RXP3 PEX_IOVDDQ14
C7020 2 1 0.22UF/10VPEX_TX3+ AL16
PCIENB_RXN3 PEX_TX3
C7022 2 1 0.22UF/10VPEX_TX3- AK16
/DGPU PEX_TX3_N
PCIEG_RXP3
PCIEG_RXN3
AN15
AM15
PEX_RX3 PEX_PLL_HVDD
/DGPU PEX_RX3_N
PCIENB_RXP4 C7023 2 1 0.22UF/10VPEX_TX4+ AK17 N13P-GL N13P-GS/N13M-GS
PCIENB_RXN4 C7028 2 0.22UF/10VPEX_TX4- PEX_TX4
1 AJ17
PEX_TX4_N
/DGPU PEX_PLL_HVDD
PCIEG_RXP4 AN17
PEX_RX4 NC (3.3V)
PCIEG_RXN4 AM17
/DGPU PEX_RX4_N
PCIENB_RXP5 C7036 2 1 0.22UF/10VPEX_TX5+ AH17 +3VS_VGA
PCIENB_RXN5 PEX_TX5 09/26 Add net name +PEX_PLL_HVDD (Mickey)
C7030 2 1 0.22UF/10VPEX_TX5- AG17
/DGPU PEX_TX5_N +PEX_PLL_HVDD R7021 2
AH12 1 0Ohm
PCIEG_RXP5 PEX_PLL_HVDD /N13P-GS_N13M-GS
3 PCIENB_RXP[0..15] AP17
PEX_RX5

2
PCIEG_RXN5 AP18 AG12 C7016 C7017 C7015
3 PCIENB_RXN[0..15] PEX_RX5_N PEX_SVDD_3V3
/DGPU
PCIENB_RXP6 C7026 2 1 0.22UF/10VPEX_TX6+ AK18 210 mA 0.1UF/16V 4.7UF/6.3V 4.7UF/6.3V

1
PCIENB_RXN6 C7025 2 PEX_TX6
1 0.22UF/10VPEX_TX6- AJ18 /DGPU /DGPU /DGPU
PEX=> From NB PCIEG_RXP6
/DGPU
AN18
PEX_TX6_N

PEX_RX6
EXP: VGA Card to NB PCIEG_RXN6

PCIENB_RXP7 C7029 2
/DGPU
AM18
PEX_RX6_N Frank
20110613 Vender request for N12P and N13P co-lay
1 0.22UF/10VPEX_TX7+ AL19
PCIENB_RXN7 PEX_TX7
3 PCIEG_RXP[0..15]
C7027 2 1 0.22UF/10VPEX_TX7- AK19
/DGPU PEX_TX7_N
3 PCIEG_RXN[0..15]
PCIEG_RXP7 AN20
PCIEG_RXN7 PEX_RX7
AM20
/DGPU PEX_RX7N
PCIENB_RXP8C7034 2 1 0.22UF/10VPEX_TX8+ AK20
PCIENB_RXN8C7033 PEX_TX8
2 1 0.22UF/10VPEX_TX8- AJ20
/DGPU PEX_TX8_N
L4 NVDD_SENSE 87
PCIEG_RXP8 VDD_SENSE
AP20
PCIEG_RXN8 PEX_RX8
AP21
B
/DGPU PEX_RX8_N B
L5 NVDD_GND_SENSE 87
PCIENB_RXP9 GND_SENSE
C7046 2 1 0.22UF/10VPEX_TX9+ AH20
PCIENB_RXN9 C7035 2 PEX_TX9
1 0.22UF/10VPEX_TX9- AG20
/DGPU PEX_TX9_N
PCIE interface PCIEG_RXP9 AN21
PCIEG_RXN9 PEX_RX9
AM21
PEX_RX9_N
N13M-GS N13P-GS/N13P-GL /DGPU
PCIENB_RXP10 C7038 2 1 0.22UF/10VPEX_TX10+ AK21
PCIENB_RXN10 C7037 2 0.22UF/10VPEX_TX10- PEX_TX10
1 AJ21
PEX_TX10_N
8 Lane V /DGPU
NC12
P8
PCIEG_RXP10 AN23
PCIEG_RXN10 PEX_RX10
AM23
PEX_RX10_N 09/26 Change R7007 optional from @ to /DGPU (Follow NV reference schematics) (Mickey)
16 Lane V /DGPU
PCIENB_RXP11 C7040 2 1 0.22UF/10VPEX_TX11+ AL22 09/29 Change R7007 optional from /DGPU to @ (NV FAE confirmed) (Mickey)
PCIENB_RXN11 C7039 2 PEX_TX11
1 0.22UF/10VPEX_TX11- AK22
/DGPU PEX_TX11_N
PCIEG_RXP11 AP23 PEX_TSTCLK_OUT R7007 1 @ 2 200Ohm 1%
PCIEG_RXN11 PEX_RX11
AP24
/DGPU PEX_RX11_N
AJ26
PCIENB_RXP12 C7042 2 PEX_TSTCLK_OUT
1 0.22UF/10VPEX_TX12+ AK23 AK26 PEX_TSTCLK_OUT#
PCIENB_RXN12 C7041 2 PEX_TX12 PEX_TSTCLK_OUT_N
1 0.22UF/10VPEX_TX12- AJ23 09/26 Correct L7001 and R7022 optional (Mickey)
/DGPU PEX_TX12_N
PCIEG_RXP12 AN24
PCIEG_RXN12 PEX_RX12 PLACE NEAR PLACE NEAR BGA
AM24
/DGPU PEX_RX12_N +1.05VS_VGA
PCIENB_RXP13 C7047 2
09/26 Add net name +PEX_PLLVDD (Mickey)
1 0.22UF/10VPEX_TX13+ AH23 /N13P-GL
PCIENB_RXN13 C7043 2 PEX_TX13
1 0.22UF/10VPEX_TX13- AG23 AG26 +PEX_PLLVDD L7001 1 2 30Ohm/100Mhz
/DGPU PEX_TX13_N PEX_PLLVDD

2
PCIEG_RXP13 AN26 150 mA C7061 C7044 C7045
PCIEG_RXN13 PEX_RX13
AM26
/DGPU PEX_RX13_N 0.1UF/16V 1UF/6.3V 4.7UF/6.3V R7022 2 1 0Ohm

1
PCIENB_RXP14 C7049 2 1 0.22UF/10VPEX_TX14+ AK24 /DGPU /DGPU /DGPU /N13P-GS_N13M-GS
PCIENB_RXN14 C7048 2 PEX_TX14
1 0.22UF/10VPEX_TX14- AJ24 AK11 R7004 1 /DGPU 2 10KOhm
/DGPU PEX_TX14_N TESTMODE
PCIEG_RXP14 AP26
PCIEG_RXN14 PEX_RX14
GPU Information /DGPU
AP27
PEX_RX14_N
A PCIENB_RXP15 C7051 2 1 0.22UF/10VPEX_TX15+ AL25
PEX_PLLVDD A
PCIENB_RXN15 C7050 2 PEX_TX15
GPU Location : U7001 1 0.22UF/10VPEX_TX15- AK25
PEX_TX15_N
/DGPU N13P-GL N13P-GS/N13M-GS
PCIEG_RXP15 AN27 AP29 PEX_TERMP R7003 1 /DGPU 2 2.49KOhm1%
PCIEG_RXN15 PEX_RX15 PEX_TERMP
Type Version Pegatron P/N AM27
PEX_RX15_N
L7001 R7022
N13P-GS ES 020A-00J90PB N13P-GS
02V0A0000011
/DGPU
N13P-GL QS 020A-00K60PB
Title : GPU_PEG*16
N13M-GS ES 020A-00JD0PB PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name Rev
C
VA70_N13P-GDDR3
P/N 1.0
Date: Friday, February 03, 2012 Sheet 70 of 99
5 4 3 2 1
5 4 3 2 1

FB_CLAMP
N13P-GL N13P-GS/N13M-GS
77 FBCD[0..63] FBB channel
76 FBAD[0..63] 77 FBC_CMD[0..31]
76 FBA_CMD[0..31] 77 FBCDQM[0..7]
76 FBADQM[0..7] 77 FBCDQS_WP[0..7]
76 FBADQS_WP[0..7] NC PD 10K 77 FBCDQS_RN[0..7] N13M-GS N13P-GS/N13P-GL
76 FBADQS_RN[0..7]

09/26 Change R7120 optional from /DGPU to FBB X V


U7001B /N13P-GS_N13M-GS (Mickey) U7001C
2/19 FBA 09/27 Change net name from 3/19 FBB FBA V V
BOT SIDE +FB_DLL_AVDD to +FB_PLL_AVDD (Mickey)

FBAD0 L28 E1 FB_CLAMP R7120 2 1 10KOhm FBCD0 G9


D
FBAD1 FBA_D0 FB_CLAMP /N13P-GS_N13M-GS FBCD1 FBB_D0 U7001H
D
M29 E9
FBAD2 FBA_D1 FBCD2 FBB_D1
L29 G8 10/19 XVDD
FBAD3 FBA_D2 FBCD3 FBB_D2
M28 F9
FBAD4 FBA_D3 R7118 FBCD4 FBB_D3
N31 F11 CONFIGURABLE
FBAD5 FBA_D4 FBB_D4
P29 K27 +FB_DLL_AVDD_R 2 1 0Ohm +FB_PLL_AVDD FBCD5 G11 POWER
FBAD6 FBA_D5 FB_DLL_AVDD /N13P-GS_N13M-GS FBCD6 FBB_D5
R29 F12 CHANNELS
FBA_D6 FBB_D6

1
FBAD7 P28 35 mA C7115 FBCD7 G12 U1
FBAD8 FBA_D7 0.1UF/10V FBCD8 FBB_D7 XVDD_1
J28 G6 U2
FBAD9 FBA_D8 10% FBCD9 FBB_D8 XVDD_2
H29 F5 U3

2
FBAD10 FBA_D9 /N13P-GS_N13M-GS FBCD10 FBB_D9 XVDD_3
J29 E6 U4
FBAD11 FBA_D10 FBCD11 FBB_D10 XVDD_4
FBAD12
H28
G29
FBA_D11 FB_DLL_AVDD FBCD12
F6
F4
FBB_D11 XVDD_5
U5
U6
FBAD13 FBA_D12 FBCD13 FBB_D12 XVDD_6
E31 G4 U7
FBAD14 FBA_D13 FBCD14 FBB_D13 XVDD_7
E32
FBA_D14 N13P-GL N13P-GS/N13M-GS E2
FBB_D14 XVDD_8
U8
FBAD15 F30 FBCD15 F3
FBAD16 FBA_D15 FBCD16 FBB_D15
C34
FBA_D16 FB_DLL_AVDD C2
FBB_D16
FBAD17 D32 NC FBCD17 D4 V1
FBAD18 B33
FBA_D17 (1.05V) FBCD18 D3
FBB_D17 XVDD_9
V2
FBAD19 FBA_D18 FBCD19 FBB_D18 XVDD_10
C33 C1 V3
FBAD20 FBA_D19 FBCD20 FBB_D19 XVDD_11
FBAD21
F33
FBA_D20 09/26 Add net name FBCD21
B3
FBB_D20 XVDD_12
V4
F32 C4 V5
FBAD22 H33
FBA_D21 +FB_DLL_AVDD_R (Mickey) FBCD22 B5
FBB_D21 XVDD_13
V6
FBAD23 FBA_D22 FBCD23 FBB_D22 XVDD_14
H32 C5 V7
FBAD24 FBA_D23 FBCD24 FBB_D23 XVDD_15
P34 A11 V8
FBAD25 FBA_D24 FBCD25 FBB_D24 XVDD_16
P32 C11
FBAD26 FBA_D25 FBCD26 FBB_D25
P31 D11
FBAD27 FBA_D26 FBCD27 FBB_D26
P33 B11 W2
FBAD28 FBA_D27 FBCD28 FBB_D27 XVDD_17
FBAD29
L31
FBA_D28 11/14 Delete FBCD29
D8
FBB_D28 XVDD_18
W3
L34 A8 W4
FBAD30 L32
FBA_D29 T7102,T7103,T7105,T7106,T7107,T7108 FBCD30 C8
FBB_D29 XVDD_19
W5
FBAD31 FBA_D30 FBCD31 FBB_D30 XVDD_20
L33
FBA_D31 (NV Recommend) (Mickey) B8
FBB_D31 XVDD_21
W7
FBAD32 AG28 FBCD32 F24 W8
FBAD33 FBA_D32 FBA_CMD0 FBCD33 FBB_D32 FBC_CMD0 XVDD_22
AF29 U30 G23 D13
FBAD34 FBA_D33 FBA_CMD0 FBCD34 FBB_D33 FBB_CMD0
AG29 T31 E24 E14
FBAD35 FBA_D34 FBA_CMD1 FBA_CMD2 FBCD35 FBB_D34 FBB_CMD1 FBC_CMD2
AF28 U29 G24 F14
FBAD36 FBA_D35 FBA_CMD2 FBA_CMD3 FBCD36 FBB_D35 FBB_CMD2 FBC_CMD3
AD30 R34 D21 A12
FBAD37 FBA_D36 FBA_CMD3 FBA_CMD4 FBCD37 FBB_D36 FBB_CMD3 FBC_CMD4
AD29 R33 E21 B12 Y1
FBAD38 FBA_D37 FBA_CMD4 FBA_CMD5 FBCD38 FBB_D37 FBB_CMD4 FBC_CMD5 XVDD_23
C AC29 U32 G21 C14 Y2 C
FBAD39 FBA_D38 FBA_CMD5 FBA_CMD6 FBCD39 FBB_D38 FBB_CMD5 FBC_CMD6 XVDD_24
AD28 U33 F21 B14 Y3
FBAD40 FBA_D39 FBA_CMD6 FBA_CMD7 FBCD40 FBB_D39 FBB_CMD6 FBC_CMD7 XVDD_25
AJ29 U28 G27 G15 Y4
FBAD41 FBA_D40 FBA_CMD7 FBA_CMD8 FBCD41 FBB_D40 FBB_CMD7 FBC_CMD8 XVDD_26
AK29 V28 D27 F15 Y5
FBAD42 FBA_D41 FBA_CMD8 FBA_CMD9 FBCD42 FBB_D41 FBB_CMD8 FBC_CMD9 XVDD_27
AJ30 V29 G26 E15 Y6
FBAD43 FBA_D42 FBA_CMD9 FBA_CMD10 FBCD43 FBB_D42 FBB_CMD9 FBC_CMD10 XVDD_28
AK28 V30 E27 D15 Y7
FBAD44 FBA_D43 FBA_CMD10 FBA_CMD11 FBCD44 FBB_D43 FBB_CMD10 FBC_CMD11 XVDD_29
AM29 U34 E29 A14 Y8
FBAD45 FBA_D44 FBA_CMD11 FBA_CMD12 FBCD45 FBB_D44 FBB_CMD11 FBC_CMD12 XVDD_30
AM31 U31 F29 D14
FBAD46 FBA_D45 FBA_CMD12 FBA_CMD13 FBCD46 FBB_D45 FBB_CMD12 FBC_CMD13
AN29 V34 E30 A15
FBAD47 FBA_D46 FBA_CMD13 FBA_CMD14 FBCD47 FBB_D46 FBB_CMD13 FBC_CMD14
AM30 V33 D30 B15 AA1
FBAD48 FBA_D47 FBA_CMD14 FBA_CMD15 FBCD48 FBB_D47 FBB_CMD14 FBC_CMD15 XVDD_31
AN31 Y32 A32 C17 AA2
FBAD49 FBA_D48 FBA_CMD15 FBA_CMD16 FBCD49 FBB_D48 FBB_CMD15 FBC_CMD16 XVDD_32
AN32 AA31 C31 D18 AA3
FBAD50 FBA_D49 FBA_CMD16 FBCD50 FBB_D49 FBB_CMD16 XVDD_33
AP30 AA29 C32 E18 AA4
FBAD51 FBA_D50 FBA_CMD17 FBA_CMD18 FBCD51 FBB_D50 FBB_CMD17 FBC_CMD18 XVDD_34
AP32 AA28 B32 F18 AA5
FBAD52 FBA_D51 FBA_CMD18 FBA_CMD19 FBCD52 FBB_D51 FBB_CMD18 FBC_CMD19 XVDD_35
AM33 AC34 D29 A20 AA6
FBAD53 FBA_D52 FBA_CMD19 FBA_CMD20 FBCD53 FBB_D52 FBB_CMD19 FBC_CMD20 XVDD_36
AL31 AC33 A29 B20 AA7
FBAD54 FBA_D53 FBA_CMD20 FBA_CMD21 FBCD54 FBB_D53 FBB_CMD20 FBC_CMD21 XVDD_37
AK33 AA32 C29 C18 AA8
FBA_D54 FBA_CMD21 FBB_D54 FBB_CMD21 XVDD_38
FBAD55 AK32
FBA_D55 FBA_CMD22
AA33 FBA_CMD22 FBCD55 B29
FBB_D55 FBB_CMD22
B18 FBC_CMD22 N13P-GL
FBAD56 AD34 Y28 FBA_CMD23 FBCD56 B21 G18 FBC_CMD23 N13P-GS
FBAD57 FBA_D56 FBA_CMD23 FBA_CMD24 FBCD57 FBB_D56 FBB_CMD23 FBC_CMD24
AD32 Y29 C23 G17 02V0A0000011
FBAD58 FBA_D57 FBA_CMD24 FBA_CMD25 FBCD58 FBB_D57 FBB_CMD24 FBC_CMD25
AC30 W31 A21 F17
FBAD59 FBA_D58 FBA_CMD25 FBA_CMD26 FBCD59 FBB_D58 FBB_CMD25 FBC_CMD26
AD33 Y30 C21 D16
FBAD60 FBA_D59 FBA_CMD26 FBA_CMD27 FBCD60 FBB_D59 FBB_CMD26 FBC_CMD27 /DGPU
AF31 AA34 B24 A18
FBAD61 FBA_D60 FBA_CMD27 FBA_CMD28 FBCD61 FBB_D60 FBB_CMD27 FBC_CMD28
AG34 Y31 C24 D17
FBAD62 FBA_D61 FBA_CMD28 FBA_CMD29 FBCD62 FBB_D61 FBB_CMD28 FBC_CMD29
AG32 Y34 B26 A17
FBAD63 FBA_D62 FBA_CMD29 FBA_CMD30 FBCD63 FBB_D62 FBB_CMD29 FBC_CMD30
AG33 Y33 C26 B17
FBA_D63 FBA_CMD30 FBB_D63 FBB_CMD30
V31 E17
FBA_CMD31 FBB_CMD31
FBADQM0 P30 R32 FBCDQM0 E11 C12
FBADQM1 FBA_DQM0 FBA_CMD_RFU0 FBCDQM1 FBB_DQM0 FBB_CMD_RFU0
F31 AC32 E3 C20
FBADQM2 FBA_DQM1 FBA_CMD_RFU1 FBCDQM2 FBB_DQM1 FBB_CMD_RFU1
FBADQM3
F34
FBA_DQM2 FBCDQM3
A3
FBB_DQM2 09/26 Change R7103,R7104 optional from /DGPU to /N13P-GS_N13P-GL (Mickey)
M32 C9
FBADQM4 FBA_DQM3 FBCDQM4 FBB_DQM3
AD31 F23
FBADQM5 FBA_DQM4 +1.5VS_VGA FBCDQM5 FBB_DQM4 +1.5VS_VGA
AL29 F27
FBADQM6 FBA_DQM5 FBCDQM6 FBB_DQM5
AM32
FBA_DQM6
C30
FBB_DQM6
/N13P-GS_N13P-GL N13M-GS N13P-GS/N13P-GL
FBADQM7 AF34 R28 FBA_DEBUG0 R7101 1 /DGPU 2 60.4Ohm 1% FBCDQM7 A24 G14 FBC_DEBUG0 R7103 1 2 60.4Ohm 1%
FBA_DQM7 FBA_DEBUG0 FBB_DQM7 FBB_DEBUG0
AC28 FBA_DEBUG1 R7102 1 /DGPU 2 60.4Ohm 1% G20 FBC_DEBUG1 R7104 1 2 60.4Ohm 1%
FBA_DEBUG1 FBB_DEBUG1
B
/N13P-GS_N13P-GL R7103/R7104 unmount mount B
FBADQS_WP0 M31 FBCDQS_WP0 D10
FBADQS_WP1 FBA_DQS_WP0 FBCDQS_WP1 FBB_DQS_WP0
G31 D5
FBADQS_WP2 FBA_DQS_WP1 FBCDQS_WP2 FBB_DQS_WP1
E33 R30 FBA_CLK0 76 C3 D12 FBC_CLK0 77
FBADQS_WP3 FBA_DQS_WP2 FBA_CLK0 FBCDQS_WP3 FBB_DQS_WP2 FBB_CLK0
M33 R31 FBA_CLK0# 76 B9 E12 FBC_CLK0# 77
FBADQS_WP4 FBA_DQS_WP3 FBA_CLK0_N FBCDQS_WP4 FBB_DQS_WP3 FBB_CLK0_N
AE31 AB31 FBA_CLK1 76 E23 E20 FBC_CLK1 77
FBADQS_WP5 FBA_DQS_WP4 FBA_CLK1 FBCDQS_WP5 FBB_DQS_WP4 FBB_CLK1
AK30 AC31 FBA_CLK1# 76 E28 F20 FBC_CLK1# 77
FBADQS_WP6 FBA_DQS_WP5 FBA_CLK1_N FBCDQS_WP6 FBB_DQS_WP5 FBB_CLK1_N
AN33 B30
FBADQS_WP7 FBA_DQS_WP6 FBCDQS_WP7 FBB_DQS_WP6
AF33 A23
FBA_DQS_WP7 FBB_DQS_WP7

FBADQS_RN0 M30 K31 FBCDQS_RN0 D9 F8


FBADQS_RN1 FBA_DQS_RN0 FBA_WCK01 FBCDQS_RN1 FBB_DQS_RN0 FBB_WCK01
H30 L30 E4 E8
FBADQS_RN2 FBA_DQS_RN1 FBA_WCK01_N FBCDQS_RN2 FBB_DQS_RN1 FBB_WCK01_N
E34 H34 B2 A5
FBADQS_RN3 FBA_DQS_RN2 FBA_WCK23 FBCDQS_RN3 FBB_DQS_RN2 FBB_WCK23
M34 J34 A9 A6
FBADQS_RN4 FBA_DQS_RN3 FBA_WCK23_N FBCDQS_RN4 FBB_DQS_RN3 FBB_WCK23_N
AF30 AG30 D22 D24
FBADQS_RN5 FBA_DQS_RN4 FBA_WCK45 FBCDQS_RN5 FBB_DQS_RN4 FBB_WCK45
AK31 AG31 D28 D25
FBADQS_RN6 FBA_DQS_RN5 FBA_WCK45_N FBCDQS_RN6 FBB_DQS_RN5 FBB_WCK45_N
AM34 AJ34 A30 B27
FBADQS_RN7 FBA_DQS_RN6 FBA_WCK67 FBCDQS_RN7 FBB_DQS_RN6 FBB_WCK67
AF32 AK34 B23 C27
FBA_DQS_RN7 FBA_WCK67_N FBB_DQS_RN7 FBB_WCK67_N
J30
For GDDR5 D6
For GDDR5
FBA_WCKB01 FBB_WCKB01
J31 D7
FBA_WCKB01_N FBB_WCKB01_N
J32 C6
FBA_WCKB23 FBB_WCKB23
J33 B6
FBA_WCKB23_N FBB_WCKB23_N
FBA_WCKB45
AH31
FBB_WCKB45
F26 09/26 Add net name +FB_PLL_AVDD_GPU (Mickey)
FBA_WCKB45_N
AJ31
FBB_WCKB45_N
E26 Frank
AJ32 A26 20110613 Vender request for N12P and N13P co-lay
FBA_WCKB67 FBB_WCKB67
T7104 AJ33 A27
FBA_WCKB67_N FBB_WCKB67_N
FB_VREF U27 +FB_PLL_AVDD +FB_PLL_AVDD_GPU R7119 2 /N13P-GS1
/N13P-GS 0Ohm +FB_PLL_AVDD
/DGPU
1 H26
FB_VREF FBA_PLL_AVDD FBB_PLL_AVDD
H17 FBB_PLL_AVDD

1
66 mA 66 mA
N13P-GS N13P-GS C7120 N13P-GL/N13M-GS N13P-GS
02V0A0000011 02V0A0000011 0.1UF/10V

2
10% FBB_PLL_AVDD
/DGPU Frank /DGPU
/N13P-GS NC (1.05V)
20110613 Vender suggest C7119 change 22UF. FBA_ODT FBC_ODT
A A
FBA_CMD2 R7108 2 /DGPU 1 10KOhm FBC_CMD2 R7114 2 /DGPU 1 10KOhm
+1.05VS_VGA FBA_CMD18 R7109 2 /DGPU 1 10KOhm FBC_CMD18 R7113 2 /DGPU 1 10KOhm
1.05V+-3% 100 mA
L7101
+FB_PLL_AVDD 1 2 FBA_RST# FBC_RST#
1
1

C7109 C7112 C7119 30Ohm/100Mhz C7113 FBA_CMD5 R7110 2 /DGPU 1 10KOhm FBC_CMD5 R7115 2 /DGPU 1 10KOhm
0.1UF/10V 1UF/6.3V 22UF/6.3V /DGPU 1UF/6.3V
2

10% 10% 09V010000029 10% FBA_CKE FBC_CKE


2

/DGPU /DGPU /DGPU /DGPU


FBA_CMD3 R7111 2 /DGPU 1 10KOhm FBC_CMD3 R7116 2 /DGPU 1 10KOhm

Place Under GPU Place Near GPU


FBA_CMD19 R7112 2 /DGPU 1 10KOhm FBC_CMD19 R7117 2 /DGPU 1 10KOhm Title : GPU_DDR3 FB
PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name Rev
C
VA70_N13P-GDDR3
P/N 1.0
Date: Friday, February 03, 2012 Sheet 71 of 99
5 4 3 2 1
5 4 3 2 1

10/03 Change C7203 optional from /DGPUO to @ (Follow NV FAE recommend) (Mickey) RGB +3VS_VGA
09/27 Change L7201 from 300ohm bead to 220ohm bead (Follow NV design guide) (Mickey)
N13M-GS N13P-GL/N13P-GS
09/27 Change R7202,C7206 optional from /DGPU to /N13P-GS_N13P-GL (Mickey)
09/26 Change RN7201 optional from
09/26 Change R7201 optional from /DGPU to /OPT (Mickey) NC RGB Function
/DGPU to /N13P-GS_N13P-GL (Mickey)

2
09/26 Change C7201~7205,L7201 optional from /DGPU to /DGPUO (Mickey) RN7201B RN7201A
D 2.2KOhm D
2.2KOhm
/N13P-GS_N13P-GL /N13P-GS_N13P-GL 09/29 Correct the net name of
U7001N
4/19 DACA DDC_CLK_VGA,

1
GF108/GKx GF117 GF117 GF108/GKx DDC_DATA_VGA,DAC_HSYNC_VGA and
+DACA_VDD AG10 NC NC R4 DDC_CLK_VGA DAC_VSYNC_VGA (Mickey)
DACA_VDD I2CA_SCL DDC_DATA_VGA
NC I2CA_SDA R5
AP9 DACA_VREF TSEN_VREF

2
AP8 DACA_RSET NC NC DACA_HSYNC AM9
R7201 NC AN9 11/29 Remove net DAC_HSYNC_VGA,
DACA_VSYNC
10KOhm
/OPT DAC_VSYNC_VGA, DAC_VR, DAC_VG, DAC_VB
NC AK9 for VGA_Vcore power plane

1
DACA_RED

NC AL10 improvement(Elmer)
DACA_GREEN

NC DACA_BLUE AL9

+1.05VS_VGA N13P-GS
02V0A0000011
C
/DGPU C

L7202 1 2 30Ohm +PLL_VDD


U7001O
1

1
/DGPU C7207 C7208 12/19 XTAL_PLL
22UF/6.3V 0.1UF/16V 09/26 Add net name
/DGPU /DGPU
+SP_PLLVDD (Mickey) 60 mAAD8
2

+1.05VS_VGA
PLLVDD
AE8 SP_PLLVDD
45 mA
L7203 1 2 180Ohm/100Mhz +SP_PLLVDD AD7 NC
VID_PLLVDD
45 mA
/N13P-GS_N13P-GL GF108/GKx GF117
2

C7211 C7209 C7210 C7215 1 C7214

22UF/6.3V 4.7UF/6.3V0.1UF/16V 0.1UF/16V 0.1UF/16V


1

/N13P-GS_N13P-GL @ XTALSSIN H1 J4 XTAL_OUTB


/N13P-GS_N13P-GL XTAL_SSIN XTAL_OUTBUFF
/N13P-GS_N13P-GL /N13P-GS_N13P-GL

H3 XTAL_IN XTAL_OUT H2
3

1
Frank RN7203B N13P-GS /DGPU RN7203A
20110613 Follow Vender and spec suggest 10KOhm 02V0A0000011 10KOhm
/DGPU VGA_XTALIN 1 3 VGA_XTALOUT /DGPU
B B
10/03 Change C7214 optional from /N13P-GS_N13P-GL to @ C7212 C7213
4

2
8.2PF/50V X7201 27MHZ 8.2PF/50V
(Follow NV FAE recommend) (Mickey)

4
/DGPU /DGPU /DGPU
11/14 Change C7211 from 0805 to 0603 (The height
limit for thermal module) (Mickey)
VID_PLLVDD STUFF PDs on XTALSSIN and
XTALOUTBUFF WHEN EXT_SS IS NOT USED
N13M-GS N13P-GL/N13P-GS 11/16 Change C7212,C7213 from 18pF to 8.2pF (Crystal vendor recommend) (Mickey)
VID_PLLVDD
NC (1.05V)

A A

Title : GPU_RGB/XTAL
PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name Rev
B
VA70_N13P-GDDR3
P/N 1.0
Date: Friday, February 03, 2012 Sheet 72 of 99
5 4 3 2 1
5 4 3 2 1

LVDS
U7001J U7001M
6/19 IFPAB 9/19 IFPEF

ALL PINS NC FOR GF117 ALL PINS NC FOR GF117

AN6
IFPA_TXC_N DVI-DL DVI-SL/HDMI DP
AM6
IFPA_TXC
AJ8
IFPAB_RSET
AN3 I2CY_SDA I2CY_SDA AB4
IFPA_TXD0_N IFPE_AUX_I2CY_SDA_N
AP3 I2CY_SCL I2CY_SCL AB3
IFPA_TXD0 +IFPE_PLLVDD IFPE_AUX_I2CY_SCL
AB8
+IFPAB_PLLVDD IFPEF_PLLVDD
AH8
D IFPAB_PLLVDD D
AM5 TXC TXC AC5
IFPA_TXD1_N IFPE_L3_N

2
AN5 AD6 TXC TXC AC4
R7305 IFPA_TXD1 IFPEF_RSET IFPE_L3

2
10KOhm AC3
/OPT R7312 TXD0 TXD0 IFPE_L2_N
AK6 AC2
IFPA_TXD2_N 10KOhm TXD0 TXD0 IFPE_L2
AL6

1
IFPA_TXD2 /DGPU
TXD1 TXD1 AC1
IFPE_L1_N
AD1
IFPE

1
TXD1 TXD1 IFPE_L1
AH6
IFPA_TXD3_N
AJ6 AD3
IFPA_TXD3 TXD2 TXD2 IFPE_L0_N
AD2
TXD2 TXD2 IFPE_L0
AH9
IFPB_TXC_N
AJ9
IFPB_TXC
+IFPAB_IOVDD AG8
IFPA_IOVDD
AP5 HPD_E HPD_E R1
IFPB_TXD4_N GPIO18

2
AG9 AP6
R7306 IFPB_IOVDD IFPB_TXD4
10KOhm
/OPT AL7
IFPB_TXD5_N
AM7
1
IFPB_TXD5

AM8 +IFPE_IOVDD AC7


IFPB_TXD6_N IFPE_IOVDD
AN8 I2CZ_SDA AF2
IFPB_TXD6 IFPF_AUX_I2CZ_SDA_N
I2CZ_SCL AF3
IFPF_AUX_I2CZ_SCL
AC8
IFPF_IOVDD
AL8
IFPB_TXD7_N

2
AK8 TXC AF1
IFPB_TXD7 R7310 IFPF_L3_N
TXC AG1
10KOhm IFPF_L3
/DGPU TXD3 TXD0 AD5
IFPF_L2_N
TXD3 TXD0 AD4

1
IFPF_L2
N4 TXD4 TXD1 AF5
IFPAB
GPIO14 IFPF TXD4 TXD1
IFPF_L1_N
IFPF_L1
AF4
C C
N13P-GS TXD5 TXD2 AE4
IFPF_L0_N
02V0A0000011 TXD5 TXD2 AE3
/DGPU IFPF_L0

09/27 Change R7302 optional from /DGPU to /N13P-GS_N13P-GL (Mickey) HDMI HPD_F
GPIO19
P3

09/26 Change R7303,R7304 optional from /DGPU_ONLY to /OPT (Mickey) U7001K


7/19 IFPC
09/26 Change C7307~7315,L7303,L7305 optional from N13P-GS

/DGPU_ONLY to /DGPUO (Mickey) ALL PINS NC FOR GF117 02V0A0000011


/DGPU
10/07 Delete T7310,T7311
(For layout spacing)
AF8
IFPC_RSET (Mickey)
DVI/HDMI DP

+IFPC_PLLVDD AF7 I2CW_SDA AG2


IFPC_PLLVDD IFPC_AUX_I2CW_SDA_N
I2CW_SCL AG3
IFPC_AUX_I2CW_SCL
2

R7303
GPIO
10KOhm TXC AG4
IFPC_L3_N
/OPT TXC IFPC_L3
AG5 N13M-GS N13P-GS/N13P-GL
1

TXD0 AH4
IFPC IFPC_L2_N
TXD0 IFPC_L2
AH3 GPIO14 X V
TXD1 AJ2
IFPC_L1_N
TXD1 IFPC_L1
AJ3 GPIO15 X V
DIS: R7303
change to 0.1UF TXD2 AJ1
IFPC_L0_N
TXD2 IFPC_L0
AK1 GPIO16 X V

GPIO17 X V
+IFPC_IOVDD AF6 P2
B IFPC_IOVDD GPIO15 B

GPIO18 X V
2

N13P-GS
R7304 02V0A0000011
10KOhm /DGPU GPIO19 X V
/OPT
1

U7001L
8/19 IFPD
IFPX channel
ALL PINS NC FOR GF117 N13M-GS N13P-GS/N13P-GL

AN2
IFPD_RSET IFPA/B X V LVDS
DVI/HDMI DP

IFPC X V HDMI
+IFPD_PLLVDD AG7 I2CX_SDA AK2
IFPD_PLLVDD IFPD_AUX_I2CX_SDA_N
I2CX_SCL AK3
IFPD_AUX_I2CX_SCL
2

IFPD X V EDP
R7308
10KOhm TXC AK5
IFPD_L3_N
/OPT TXC IFPD_L3
AK4 IFPE/F X V
1

TXD0 AL4
IFPD IFPD_L2_N
TXD0 AL3
IFPD_L2
TXD1 AM4
IFPD_L1_N
TXD1 AM3
IFPD_L1
A A
TXD2 AM2
IFPD_L0_N
TXD2 AM1
IFPD_L0

+IFPD_IOVDD AG6 M6
IFPD_IOVDD GPIO17
2

R7309 N13P-GS
10KOhm 02V0A0000011
/OPT /DGPU Title : GPU_LVDS/HDMI/EDP
1

PEGATRON COMPUTER INC Engineer: Mickey_Yu


Size Project Name Rev
C
VA70_N13P-GDDR3
P/N 1.0
Date: Friday, February 03, 2012 Sheet 73 of 99
5 4 3 2 1
5 4 3 2 1

U7001P
13/19 MISC2
+3VS_VGA
STRAP2--GPU TYPE
N13P-GS ES2/QS
N13M-GS N13P-GL N13P-GS
H6 1 T7401 DEVICE ID 0xFDB
ROM_CS_N

2
H5 ROM_SI R7410 R7412 R7414 R7417 R7418 STRAP0 45K PU
ROM_SI ROM_SO 45.3KOhm 34.8KOhm 10KOhm 45.3KOhm 45.3KOhm
STRAP0 ROM_SO
H7
ROM_SCLK
STRAP3/4 1% 1% 1% 1% 1%
STRAP1
J2
STRAP0 ROM_SCLK
H4 STRAP1 35K PD
J7 /DGPU @ /N13P-GL @ @

1
STRAP2 STRAP1
J6
STRAP2
N13P-GL N13P-GS/N13M-GS STRAP0 STRAP2 15K PD
STRAP3 J5 STRAP1
STRAP4 STRAP3 STRAP2
J3
STRAP4
NC STRAP3/4 STRAP3
STRAP3 5K PD ROM_SI--VRAM TYPE
STRAP4 STRAP4 10K PD
HYNIX SAMSUNG
ROM_SCLK 5K PU

2
D L2 R7402 2 /DGPU 1 10KOhm D
BUFRST_N R7411 R7413 R7415 R7416 R7419 ROM_SI Hynix 128Mx16 35K PD 64Mx16 128Mx16 64Mx16 128Mx16
45.3KOhm 45.3KOhm 15KOhm 4.99KOhm 45.3KOhm
1% 1% 1% 1% 1% Hynix 64Mx16 15K PD R7407
STRAP_REFGND J1 L3 R7443 1 /N13P-GL2 10KOhm @ /N13P-GL /N13P-GS /N13P-GS_N13M-GS /N13P-GS_N13M-GS
+3VS_VGA

1
MULTI_STRAP_REF0_GND CEC
ROM_SO 10K PU
2

R7401
40.2KOhm
09/27 Add R7443 (/N13P-GL) for CEC (Mickey)
1%
/DGPU N13P-GL QS
1

+3VS_VGA
N13P-GS
CEC
02V0A0000011
/DGPU
DEVICE ID 0xDE9 STRAP1 N13P-GS ES2/QS N13P-GL QS

2
STRAP0 45K PU R7413
N13P-GL N13P-GS/N13M-GS R7404 R7405 R7406 35K 45K
5.1KOhm 10KOhm 4.99KOhm STRAP1 45K PD
PU 10K 1% 1% 1%
(3V3) NC @ /N13P-GS /N13P-GS STRAP2 10K PU R7414

1
ROM_SI
ROM_SO STRAP3 NC
ROM_SCLK
ROM_SI Hynix 128Mx16 Hynix 64Mx16
STRAP4 NC

2
R7407 R7408 R7409
R7407
30KOhm 10KOhm 15KOhm
ROM_SCLK 15K PD 35K 15K
1% 1% 1% ROM_SI Hynix 128Mx16 35K PD
/HY2G /N13P-GL /N13P-GL

1
Hynix 64Mx16 15K PD R7407
+3VS_VGA ROM_SO 10K PD

Correct the resister value of all straps for N13P-GS ES and N13P-GL QS (Follow NV FAE recommend)
I2CB_SCL/SDA 11/28 Change R7413 from /DGPU to /N13P-GS (Follow NV FAE recommend) (Mickey)
09/26 Change RN7413 from 2.2kohm to 100kohm(R7441,R7442) (Follow NV
reference schematics) (Mickey) 11/28 Change R7414 from 20kohm to 10kohm(/N13P-GL) (Follow NV FAE recommend) (Mickey)
N13M-GS N13P-GS/N13P-GL
1

R7441 R7442
10/03 Change R7441,R7442 from 100kohm to +3VS_VGA 11/28 Change R7415 from 5kohm to 15kohm(/N13P-GS) (Follow NV FAE recommend) (Mickey)
C C
RN7415 unmount mount 2.2KOhm 2.2KOhm 2.2kohm(Follow NV FAE recommend) (Mickey)
/DGPU /DGPU Q7405A
UM6K1N
2

2
U7001Q /DGPU
11/19 MISC1
SMB_CLK_VGA
N13P-GT ES2/QS
T4 1 6 SMB1_CLK 28,30,49,69
I2CS_SCL SMB_DAT_VGA
T3 4 3 SMB1_DAT 28,30,49,69
I2CS_SDA
RN7423B
DEVICE ID 0xFD1
R2 4 2.2KOhm 3 /N13P-GS_N13P-GL
I2CC_SCL RN7423A UM6K1N
R3 2 2.2KOhm 1 /N13P-GS_N13P-GL +3VS_VGA STRAP0 45K PU

5
I2CC_SDA Q7405B
R7 RN7415B 4 2.2KOhm 3 /N13P-GS_N13P-GL /DGPU STRAP1 35K PD
T7420 VGA_THERMDN I2CB_SCL RN7415A
1 K4 R6 2 2.2KOhm 1 /N13P-GS_N13P-GL +3VS_VGA
THERMDN I2CB_SDA +3VS_VGA
T7421 VGA_THERMDP +3VS_VGA
STRAP2 10K PD
1 K3
THERMDP
STRAP3 5K PD
T7422 VGA_JTAG_TCK +3VS_VGA
T7423
1
VGA_JTAG_TMS
AM10
JTAG_TCK STRAP4 10K PD
1 AP11
T7424 VGA_JTAG_TDI JTAG_TMS
1 AM11 ROM_SCLK 5K PU

1
3
T7425 VGA_JTAG_TDO JTAG_TDI
1 AP12
R7440 1 /DGPU 2 10KOhm VGA_JTAG_TRST_N AN11 JTAG_TDO GPU_VID_4 RN7422A RN7422B
P6 VR_VID_4 87 ROM_SI Hynix 128Mx16 35K PD

2
JTAG_TRST_N GPIO0 GPU_VID_3 10KOhm 10KOhm C7402
M3 VR_VID_3 87
GPIO1 /DGPU /DGPU
GPIO2
L6
Remove 2 test point 4.7UF/6.3V
Hynix 64Mx16 15K PD R7407
P5

1
GPIO3 @
P7 ROM_SO 10K PU

2
4
T7426 GPIO4 GPU_VID_1
1 L7 VR_VID_1 87
GPIO5 GPU_VID_2 Q7403

1
M7 VR_VID_2 87
GPIO6

G
N8 2N7002
GPIO7 VGA_OVERTEMP#_R_GPIO8 SL7401 1 2 R0402 VGA_OVERTEMP#_R

2 S

3
M1 VGA_OVERTEMP# 47
GPIO8

D
M2 THERM_ALERT#_GPIO9 SL7402 1 2 R0402 THERM_ALERT#
GPIO9 /DGPU
L1 Pull high +3VS at system
GPIO10 GPU_VID_0 +3VS_VGA
M5 VR_VID_0 87
GPIO11 AC_BATT# R7421 1 /DGPU
N3 2 10KOhm +3VS_VGA
GPIO12

2
M4 GPU_VID_5
GPIO13 VR_VID_5 87
R8 VGA_DPRSLPVR_GPIO16 R7444 2 /DGPU 1 0Ohm VGA_DPRSLPVR R7423
GPIO16 VGA_DPRSLPVR 87
P4 10KOhm
GPIO20 VPS @
P1 1 2 +3VS_VGA @
GPIO21 R7420 10KOhm

1
AC_BATT#
B Q7401B B

3
UM6K1N
09/29 Add net name VGA_OVERTEMP#_R_GPIO8 and
@
THERM_ALERT#_GPIO9 on U7001Q.M1/M2 (GPIO8/9) (Mickey) 5
Q7401A
09/29 Delete T7427, add R7444 (0ohm) and VGA_DPRSLPVR

6
N13P-GS +3VS_VGA UM6K1N
02V0A0000011 off-page on U7001Q.R8 (GPIO16) (Mickey) @
/DGPU 10/07 Delete T7428,T7433,T7435 (For layout spacing) 2 AC_IN_OC 30,88

1
(Mickey)

2
C7401
4.7UF/6.3V
/DGPU
GPIO

1
Q7402
1
G

N13M-GS N13P-GS/N13P-GL 2N7002


THERM_ALERT# /DGPU
2 S

THERM_ALERT#_EC 30
D

GPIO20 X X

GPIO21 X X 09/29 Change Q7401,Q7402 optional from @ to /DGPU(Mickey)


09/29 Change net name from VPS to THERM_ALERT# on Q7402.2 (Mickey)
GPIO 8 09/29 Change net name from VPS_EC to THERM_ALERT#_EC on Q7402.3 (Mickey)

N13P-GL N13P-GS/N13M-GS

Q7403 unmount NV suggestion mount

A A

Title : GPU_GPIO/STRAP
PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name
A2
VA70_N13P-GDDR3 Rev
P/N 1.0
Date: Friday, February 03, 2012 Sheet 74 of 99
5 4 3 2 1
5 4 3 2 1

+VGA_VCORE
U7001E
09/26 Add net name +VDD33_GPU (Mickey) 09/26 Add C7506,C7508,C7509 (Follow NV reference schematics) (Mickey)
14/19 NVVDD
PLACE UNDER GPU U7001F
09/27 Remove C7506,C7508,C7509 (Follow NV design guide) (Mickey)
AA12 18/19 NC/VDD33 +3VS_VGA
VDD1
AA14
VDD2

1
AA16 C7511 C7510 C7513 C7512 C7515 C7514 C7517 C7516 AC6 J8 +VDD33_GPU R7501 2 /DGPU 1 0Ohm
VDD3 NC1 VDD33_1
AA19 AJ28 K8
VDD4 NC2 VDD33_2

2
AA21 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V AJ4 L8 C7507 C7501 C7504 C7505 C7502 C7503

2
VDD5 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU NC3 VDD33_3
AA23 AJ5 M8
VDD6 NC4 VDD33_4 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 1UF/6.3V 4.7UF/6.3V
AB13 AL11

1
VDD7 NC5 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU
AB15 C15
VDD8 GND NC6
AB17 D19
VDD9 NC7
AB18 D20
VDD10 NC8

1
AB20 C7518 C7519 C7520 C7521 C7522 C7523 C7524 C7530 D23 PLACE NEAR BALLS PLACE NEAR BGA
VDD11 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V NC9 GND
AB22 D26
D VDD12 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU NC10 D
AC12 H31

2
VDD13 NC11
AC14 T8
VDD14 NC13
AC16 V32
VDD15 NC14
VDD16
AC19
AC21
VDD33
VDD17 GND
AC23
VDD18
M12 N13P-GS N13P-GS N13P-GL/N13M-GS

可可可可Isolation circuitry
VDD19 1

1
M14 C7525 C7526 C7527 C7528 C7529 C7536 C7537 02V0A0000011
VDD20 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V /DGPU
M16
VDD21
M19 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU 3V3MISC VDD33 check with NV==>
2

2
VDD22
M21 isolation circuitry
VDD23
M23
VDD24
N13
VDD25
N15
VDD26 GND
N17
VDD27
N18
VDD28
N20
VDD29
1

1
N22
+ CE7501 C7531 C7532 C7533 C7534 C7535 C7552 C7553
VDD30
VDD31
P12 330UF/2V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V 4.7UF/6.3V Frank
P14 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU 22UF/6.3V 47UF/4V
20110613 Follow Vender and spec suggest
2

2
VDD32 1BV080000010 /DGPU @
P16
2

VDD33 => Add C7542, C7543, C7544, C7545 and C7556 mount
P19
VDD34
P21 Remove C7540, C7561, C7558, C7649
VDD35 +1.5VS_VGA +1.5VS_VGA
P23
VDD36
R13 PLACE NEAR GPU GND U7001D Change C7541, C7557 to 10uF
VDD37
R15 15/19 FBVDDQ
VDD38
R17
VDD39
R18 AA27
VDD40 FBVDDQ1

1
R20 09/29 Change C7518~C7537 from 10uF to 4.7uF (Follow NV design guide) (Mickey) AA30 C7539 C7559 C7542 C7544 C7538 C7555 C7554 C7541
VDD41 FBVDDQ2
R22 AB27
VDD42 FBVDDQ3 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 1UF/6.3V 4.7UF/6.3V 10UF/6.3V 10UF/6.3V
T12 AB33

2
VDD43 FBVDDQ4 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU
T14 AC27
VDD44 FBVDDQ5
T16 AD27
VDD45 FBVDDQ6
T19 AE27
VDD46 FBVDDQ7
T21 AF27
VDD47 FBVDDQ8 GND
T23 AG27
VDD48 FBVDDQ9
U13 B13
VDD49 FBVDDQ10

1
C U15 B16 C7551 C7556 C7543 C7545 C7560 C7562 C7550 C7557 C7563 C7564 C7565 C
VDD50 FBVDDQ11 @ @ @
U17 B19
VDD51 FBVDDQ12 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V 1UF/6.3V 4.7UF/6.3V 10UF/6.3V 10UF/6.3V 0.1UF/16V 0.1UF/16V 0.1UF/16V
U18 E13

2
VDD52 FBVDDQ13 /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU /DGPU
U20 E16
VDD53 FBVDDQ14
U22 E19
VDD54 FBVDDQ15
V13 H10
VDD55 FBVDDQ16
V15 H11
VDD56 U7001G FBVDDQ17
VDD57
V17 H12
FBVDDQ18 GND 11/21 Add C7563,C7564,C7565 (0.1uF) at
V18 16/19 GND_1/2 H13
VDD58
V20 A2 AM25 H14
FBVDDQ19 +1.5VS_VGA (EMI Recommend) (Mickey)
VDD59 GND1 GND73 FBVDDQ20
V22 AA17 AN1 H15
VDD60 GND5 GND74 FBVDDQ21
W12 AA18 AN10 H16
VDD61 GND6 GND75 FBVDDQ22
W14 AA20 AN13 H18
VDD62 GND7 GND76 FBVDDQ23
W16 AA22 AN16 H19 CALIBRATION PIN GDDR5
VDD63 GND8 GND77 FBVDDQ24
W19 AB12 AN19 H20
VDD64 GND9 GND78 FBVDDQ25
W21 AB14 AN22 H21 FB_CALx_PD_VDDQ 40
VDD65 GND10 GND79 FBVDDQ26
W23 AB16 AN25 H22
VDD66 GND11 GND80 FBVDDQ27
Y13 AB19 AN30 H23 FB_CALx_PU_GND 40
VDD67 GND12 GND81 FBVDDQ28
Y15 AB2 AN34 H24
VDD68 GND13 GND82 FBVDDQ29
Y17 AB21 AN4 H8 FB_CALx_TERM_GND 60
VDD69 GND14 GND83 FBVDDQ30
Y18 A33 AN7 H9
VDD70 GND2 GND84 FBVDDQ31
Y20 AB23 AP2 L27
VDD71 GND15 GND85 FBVDDQ32
Y22 AB28 AP33 M27
VDD72 GND16 GND86 FBVDDQ33
AB30 B1 N27
GND17 GND87 FBVDDQ34
AB32 B10 P27
N13P-GS GND18 GND88 FBVDDQ35
AB5 B22 R27
02V0A0000011 GND19 GND89 FBVDDQ36
AB7 B25 T27
/DGPU GND20 GND90 FBVDDQ37
AC13 B28 T30
GND21 GND91 FBVDDQ38
AC15 B31 T33
GND22 GND92 FBVDDQ39
AC17 B34 V27
GND23 GND93 FBVDDQ40
AC18 B4 W27
GND24 GND94 FBVDDQ41
U7001I AA13 B7 W30
GND3 GND95 FBVDDQ42
17/19 GND_2/2 AC20 C10 W33
GND25 GND96 FBVDDQ43
AC22 C13 Y27
GND26 GND97 FBVDDQ44
N19 T28 AE2 C19 T7508
GND143 GND172 GND27 GND98
N2 T32 AE28 C22
GND144 GND173 GND28 GND99 FBVDDQ_SENSE
N21 T5 AE30 C25 F1 1
GND145 GND174 GND29 GND100 FB_VDDQ_SENSE
N23 T7 AE32 C28 T7509 PLACE CLOSE TO GPU BALLS
B GND146 GND175 GND30 GND101 B
N28 U12 AE33 C7
GND147 GND176 GND31 GND102 FBVDDQ_GND_SENSE
N30 U14 AE5 D2 F2 1
GND148 GND177 GND32 GND103 FB_GND_SENSE +1.5VS_VGA
N32 U16 AE7 D31
GND149 GND178 GND33 GND104
N33 U19 AH10 D33
GND150 GND179 GND35 GND105 +FB_CAL_PD_VDDQ R7507
N5 U21 AA15 E10 J27 1 /DGPU 2 40.2Ohm 1%
GND151 GND180 GND4 GND106 FB_CAL_PD_VDDQ
N7 U23 AH13 E22
GND152 GND181 GND37 GND107
P13 V12 AH16 E25
GND153 GND182 GND38 GND108 +FB_CAL_PU_GND R7509
P15 V14 AH19 E5 H27 1 /DGPU 2 42.2Ohm 1%
GND154 GND183 GND39 GND109 FB_CAL_PU_GND
P17 V16 AH2 E7
GND155 GND184 GND40 GND110
P18 V19 AH22 F28
GND156 GND185 GND41 GND111 +FB_CAL_TERM_GND R7510 /DGPU 51.1Ohm 1%
P20 V21 AH24 F7 H25
GND157 GND186 GND42 GND112 FB_CAL_TERM_GND
P22 V23 AH28 G10
GND158 GND187 GND43 GND113
R12 W13 AH29 G13
GND159 GND188 GND44 GND114 N13P-GS
R14 W15 AH30 G16
GND160 GND189 GND45 GND115 GND
R16 W17 AH32 G19 02V0A0000011
GND161 GND190 GND46 GND116 /DGPU
R19 W18 AH33 G2
GND162 GND191 GND47 GND117
R21 W20 AH5 G22
GND163 GND192 GND48 GND118
R23 W22 AH7 G25
GND164 GND193 GND49 GND119
T13
GND165 GND194
W28 AJ7
GND50 GND120
G28 09/28 Change R7510 from 60.4ohm to 51.1ohm (Follow NV design guide) (Mickey)
T15 Y12 AK10 G3
GND166 GND195 GND51 GND121
T17
GND167 GND196
Y14 AK7
GND52 GND122
G30 Frank
T18 Y16 AL12 G32
T2
GND168 GND197
Y19 AL14
GND53 GND123
G33
20110613 Follow Vender and spec suggest=>Remove R7509 change 42.2 ohm
GND169 GND198 GND54 GND124
T20 Y21 AL15 G5
GND170 GND199 GND55 GND125
T22 Y23 AL17 G7
GND171 GND200 GND56 GND126
AL18 K2
GND57 GND127
AL2 K28
GND58 GND128
AL20 K30
GND59 GND129
AL21 K32
GND60 GND130
AL23 K33
GND61 GND131
AL24 K5
GND62 GND132
AG11 AH11 AL26 K7
GND34 GND36 GND63 GND133
AL28 M13
GND64 GND134
AL30 M15
GND65 GND135
AL32 M17
GND GND66 GND136
AL33 M18
GND67 GND137
AL5 M20
GND68 GND138
A AM13 M22 A
GND69 GND139
AM16 N12
GND70 GND140
C16 AM19 N14
GND_OPT1 GND71 GND141
W32 AM22 N16
GND_OPT2 GND72 GND142
Optional CMD GNDs (2)
NC for 4-Lyr cards
N13P-GS
N13P-GS GND 02V0A0000011
02V0A0000011 GND /DGPU GND
/DGPU
Title : GPU_Power/GND
PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name Rev
C
VA70_N13P-GDDR3
P/N 1.0
Date: Friday, February 03, 2012 Sheet 75 of 99
5 4 3 2 1
5 4 3 2 1

71 FBAD[0..63]

VRAM CH A *TOP SIDE*


U7601
71
71
71
71
FBA_CMD[0..31]
FBADQM[0..7]
FBADQS_WP[0..7]
FBADQS_RN[0..7] *BOT SIDE*
U7602
09/27 Swap VRAM data signal. (Mickey)
M13X DDR3 Data Bits Data Bits
+1.5VS_VGA R7601 1 /DGPU 2 1KOhm1% +FBA_VREF_CA0 M8
+FBA_VREF_DQ0 H1 VREFCA DQL0
E3
F7
FBAD13
FBAD14
+1.5VS_VGA R7603 1 /DGPU 2 1KOhm1%
+FBA_VREF_CA0 M8
+FBA_VREF_DQ0 H1 VREFCA DQL0
E3
F7
FBAD31
FBAD25
Mode D [31:0] [63:32]
VREFDQ DQL1 VREFDQ DQL1

1
FBAD11 FBAD30
F2 1 OK F2

1
C7601 R7602 FBA_CMD9 DQL2 FBAD9 FBA_CMD9 DQL2 FBAD24
N3
A0 DQL3
F8 N3
A0 DQL3
F8 3 OK CMD0 CS0#

1
0.01UF/25V 1KOhm1% FBA_CMD11 P7 H3 FBAD10 C7602 R7604 FBA_CMD11 P7 H3 FBAD29
/DGPU /DGPU FBA_CMD8 A1 DQL4 FBAD12 0.01UF/25V 1KOhm1% FBA_CMD8 A1 DQL4 FBAD27
P3 H8 P3 H8

2
FBA_CMD25 A2 DQL5 FBAD8 /DGPU /DGPU FBA_CMD25 A2 DQL5 FBAD28
N2 G2 N2 G2
CMD1

2
FBA_CMD10 A3 DQL6 FBAD15 FBA_CMD10 A3 DQL6 FBAD26
P8 H7 P8 H7

2
FBA_CMD24 A4 DQL7 FBA_CMD24 A4 DQL7
P2 P2
place near VRAM FBA_CMD22 A5 FBA_CMD22 A5
R8 R8
FBA_CMD7
FBA_CMD21
R2
T8
A6
A7 DQU0
D7
C3
FBAD16
FBAD20
place near VRAM FBA_CMD7
FBA_CMD21
R2
T8
A6
A7 DQU0
D7
C3
FBAD6
FBAD1
CMD2 ODT
D D
FBA_CMD6 A8 DQU1 FBAD18 FBA_CMD6 A8 DQU1 FBAD5
R3 C8 R3 C8
FBA_CMD29
FBA_CMD23
L7
A9
A10/AP
DQU2
DQU3
C2 FBAD23
FBAD17
2 OK FBA_CMD29
FBA_CMD23
L7
A9
A10/AP
DQU2
DQU3
C2 FBAD3
FBAD4
0 OK CMD3 CKE
R7 A7 R7 A7
FBA_CMD28 A11 DQU4 FBAD22 FBA_CMD28 A11 DQU4 FBAD0
N7 A2 N7 A2
FBA_CMD20
FBA_CMD4
T3
T7
A12/BC#
A13
DQU5
DQU6
B8
A3
FBAD19
FBAD21
FBA_CMD20
FBA_CMD4
T3
T7
A12/BC#
A13
DQU5
DQU6
B8
A3
FBAD7
FBAD2
CMD4 A14 A14
FBA_CMD14 NC1 DQU7 FBA_CMD14 NC1 DQU7
M7 M7

FBA_CMD12 M2
NC2
VDD6
N1
R1
+1.5VS_VGA
FBA_CMD12 M2
NC2
VDD6
N1
R1
+1.5VS_VGA CMD5 RST RST
FBA_CMD27 BA0 VDD8 FBA_CMD27 BA0 VDD8
N8 B2 N8 B2
BA1 VDD1 BA1 VDD1
CMD6 A9 A9

2
FBA_CMD26 M3 K2 C7605 C7606 C7607 C7608 C7609 FBA_CMD26 M3 K2 C7614 C7615 C7616 C7618 C7619
BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 1UF/6.3V BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 1UF/6.3V
G7 G7
VDD3 10% 10% 10% 10% 10% FBA_CLK0 VDD3 10% 10% 10% 10% 10%
J7 K8 J7 K8
71 FBA_CLK0
CMD7 A7 A7

1
CK VDD5 /DGPU /DGPU /DGPU /DGPU /DGPU FBA_CLK0# CK VDD5 /DGPU /DGPU /DGPU /DGPU /DGPU
71 FBA_CLK0# K7 D9 K7 D9
FBA_CMD3 CK# VDD2 FBA_CMD3 CK# VDD2
K9 N9 K9 N9
CKE VDD7 CKE VDD7
R9 R9
FBA_CMD2
FBA_CMD0
K1
ODT
VDD9 FBA_CMD2
FBA_CMD0
K1
ODT
VDD9
CMD8 A2 A2
L2 A1 L2 A1
R7608 2 /DGPU FBA_CMD30 CS# VDDQ1 FBA_CMD30 CS# VDDQ1
1 162Ohm 1% J3 C1 J3 C1
FBA_CMD15 K3
RAS#
CAS#
VDDQ3
VDDQ7
F1 FBA_CMD15 K3
RAS#
CAS#
VDDQ3
VDDQ7
F1 CMD9 A0 A0

1
FBA_CMD13 L3 D2 C7647 C7610 C7612 C7613 C7648 FBA_CMD13 L3 D2 C7623 C7617 C7620 C7621 C7622
WE# VDDQ5 WE# VDDQ5
place near VRAM H2 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V H2 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
FBADQS_WP1 F3
VDDQ8
A8 10% 10% 10% 10% 10% FBADQS_WP3 F3
VDDQ8
A8 10% 10% 10% 10% 10% CMD10 A4 A4

2
FBADQS_WP2 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU FBADQS_WP0 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU
C7 C9 C7 C9
DQSU VDDQ4 DQSU VDDQ4
E9 E9
FBADQM1
FBADQM2
E7
D3
DML
VDDQ6
VDDQ9
H9 FBADQM3
FBADQM0
E7
D3
DML
VDDQ6
VDDQ9
H9 CMD11 A1 A1
DMU DMU
E1 E1
FBADQS_RN1
FBADQS_RN2
G3
B7
DQSL#
VSS3
VSS7
M1
P1
place close to balls FBADQS_RN3
FBADQS_RN0
G3
B7
DQSL#
VSS3
VSS7
M1
P1
place close to balls CMD12 BA0 BA0
DQSU# VSS9 DQSU# VSS9
T1 T1
FBA_CMD5 T2
RESET#
VSS11
VSS5
J2 FBA_CMD5 T2
RESET#
VSS11
VSS5
J2 CMD13 WE# WE#
B3 B3
VSS2 VSS2
L8 G8 L8 G8
ZQ VSS4
VSS6
J8
ZQ VSS4
VSS6
J8 CMD14 A15 A15
1

1
A9 A9
R7605 VSS1 R7606 VSS1
M9 M9
243Ohm 1%
/DGPU
J1
L1
NC3
VSS8
VSS10
P9
T9
243Ohm 1%
/DGPU
J1
L1
NC3
VSS8
VSS10
P9
T9
CMD15 CAS# CAS#
NC4 VSS12 NC4 VSS12
J9 J9
CMD16 CS0#
2

2
NC5 NC5
C L9 B1 L9 B1 C
NC6 VSSQ1 NC6 VSSQ1
D1 D1
VSSQ3 VSSQ3
G1 G1
VSSQ8
VSSQ5
E2
D8
VSSQ8
VSSQ5
E2
D8
CMD17
VSSQ4 VSSQ4
E8 E8
VSSQ6
VSSQ2
B9
VSSQ6
VSSQ2
B9 CMD18 ODT
F9 F9
VSSQ7 VSSQ7
G9 G9
VSSQ9
BGA_96P_524x354_COLY
VSSQ9
BGA_96P_524x354_COLY
CMD19 CKE
/DGPU /DGPU
CMD20 A13 A13
CMD21 A8 A8
CMD22 A6 A6
*TOP SIDE* *BOT SIDE*
CMD23 A11 A11
U7603 U7604
+1.5VS_VGA R7613 1 /DGPU 2 1KOhm1% +FBA_VREF_CA1
+FBA_VREF_DQ1
M8
H1
VREFCA DQL0
E3
F7
FBAD35
FBAD37 R7615 1 /DGPU 2 1KOhm 1%
+FBA_VREF_CA1
+FBA_VREF_DQ1
M8
H1
VREFCA DQL0
E3
F7
FBAD60
FBAD56
CMD24 A5 A5
+1.5VS_VGA
1

VREFDQ DQL1 FBAD36 VREFDQ DQL1 FBAD62


F2 F2
DQL2 DQL2
CMD25 A3 A3
1

1
C7625 R7614 FBA_CMD9 N3 F8 FBAD34 4 OK FBA_CMD9 N3 F8 FBAD59 7 OK
1

0.01UF/25V 1KOhm1% FBA_CMD11 A0 DQL3 FBAD39 C7626 R7616 FBA_CMD11 A0 DQL3 FBAD61
P7 H3 P7 H3
/DGPU /DGPU FBA_CMD8 A1 DQL4 FBAD32 0.01UF/25V 1KOhm1% FBA_CMD8 A1 DQL4 FBAD57
P3 H8 P3 H8
CMD26 BA2 BA2
2

FBA_CMD25 A2 DQL5 FBAD38 /DGPU /DGPU FBA_CMD25 A2 DQL5 FBAD63


N2 G2 N2 G2
2

FBA_CMD10 A3 DQL6 FBAD33 FBA_CMD10 A3 DQL6 FBAD58


P8 H7 P8 H7

2
FBA_CMD24 A4 DQL7 FBA_CMD24 A4 DQL7
P2 P2
place near VRAM FBA_CMD22
FBA_CMD7
R8
R2
A5
A6
D7 FBAD47 place near VRAM
FBA_CMD22
FBA_CMD7
R8
R2
A5
A6
D7 FBAD54
CMD27 BA1 BA1
FBA_CMD21 A7 DQU0 FBAD43 FBA_CMD21 A7 DQU0 FBAD49
T8 C3 T8 C3
FBA_CMD6
FBA_CMD29
R3
A8
A9
DQU1
DQU2
C8 FBAD46
FBAD42
FBA_CMD6
FBA_CMD29
R3
A8
A9
DQU1
DQU2
C8 FBAD55
FBAD51
CMD28 A12 A12
FBA_CMD23
L7
R7
A10/AP DQU3
C2
A7 FBAD45
5 OK FBA_CMD23
L7
R7
A10/AP DQU3
C2
A7 FBAD52
6 OK
FBA_CMD28
FBA_CMD20
N7
T3
A11
A12/BC#
DQU4
DQU5
A2
B8
FBAD40
FBAD44
FBA_CMD28
FBA_CMD20
N7
T3
A11
A12/BC#
DQU4
DQU5
A2
B8
FBAD50
FBAD53
CMD29 A10 A10
B FBA_CMD4 A13 DQU6 FBAD41 FBA_CMD4 A13 DQU6 FBAD48 B
T7 A3 T7 A3
FBA_CMD14 M7
NC1
NC2
DQU7
N1
FBA_CMD14 M7
NC1
NC2
DQU7
N1
CMD30 RAS# RAS#
VDD6 +1.5VS_VGA VDD6 +1.5VS_VGA
FBA_CMD12 M2 R1 FBA_CMD12 M2 R1
FBA_CMD27 N8
BA0 VDD8
B2 FBA_CMD27 N8
BA0 VDD8
B2 CMD31
2

2
FBA_CMD26 BA1 VDD1 C7627 C7628 C7629 C7631 C7632 FBA_CMD26 BA1 VDD1 C7637 C7638 C7639 C7641 C7642
M3 K2 M3 K2
BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 1UF/6.3V BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 1UF/6.3V
G7 G7
VDD3 10% 10% 10% 10% 10% FBA_CLK1 VDD3 10% 10% 10% 10% 10%
71 FBA_CLK1 J7 K8 J7 K8
1

1
CK VDD5 /DGPU /DGPU /DGPU /DGPU /DGPU FBA_CLK1# CK VDD5 /DGPU /DGPU /DGPU /DGPU /DGPU
71 FBA_CLK1# K7 D9 K7 D9
FBA_CMD19 CK# VDD2 FBA_CMD19 CK# VDD2
K9 N9 K9 N9
CKE VDD7 CKE VDD7
R9 R9
FBA_CMD18 VDD9 FBA_CMD18 VDD9
K1 K1
FBA_CMD16 ODT FBA_CMD16 ODT
L2 A1 L2 A1
R7611 2 /DGPU FBA_CMD30 CS# VDDQ1 FBA_CMD30 CS# VDDQ1
1 162Ohm 1% J3 C1 J3 C1
FBA_CMD15 RAS# VDDQ3 FBA_CMD15 RAS# VDDQ3
K3 F1 K3 F1
2

1
FBA_CMD13 CAS# VDDQ7 C7636 C7630 C7633 C7634 C7635 FBA_CMD13 CAS# VDDQ7 C7646 C7640 C7643 C7644 C7645
L3 D2 L3 D2
WE# VDDQ5 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V WE# VDDQ5 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
H2 H2
FBADQS_WP4 VDDQ8 10% 10% 10% 10% 10% FBADQS_WP7 VDDQ8 10% 10% 10% 10% 10%
F3 A8 F3 A8
1

2
FBADQS_WP5 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU FBADQS_WP6 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU
C7 C9 C7 C9
place near VRAM DQSU VDDQ4 DQSU VDDQ4
E9 E9
FBADQM4 VDDQ6 FBADQM7 VDDQ6
E7 H9 E7 H9
FBADQM5 DML VDDQ9 FBADQM6 DML VDDQ9
D3 D3
DMU DMU
E1 E1
FBADQS_RN4 VSS3 FBADQS_RN7 VSS3
G3
DQSL# VSS7
M1 place close to balls G3
DQSL# VSS7
M1 place close to balls
FBADQS_RN5 B7 P1 FBADQS_RN6 B7 P1
DQSU# VSS9 DQSU# VSS9
T1 T1
FBA_CMD5 VSS11 FBA_CMD5 VSS11
T2 J2 T2 J2
RESET# VSS5 RESET# VSS5
B3 B3
VSS2 VSS2
L8 G8 L8 G8
ZQ VSS4 ZQ VSS4
J8 J8 VRAM Information VRAM Strap
1

VSS6 VSS6
A9 A9
R7617 VSS1 R7618 VSS1
M9 M9
243Ohm 1% VSS8 243Ohm 1% VSS8
/DGPU
J1
NC3 VSS10
P9
/DGPU
J1
NC3 VSS10
P9 VRAM Location : U7601,U7602,U7603,U7604,U7701,U7702,U7703,U7704 VRAM Strap
L1 T9 L1 T9
J9
NC4 VSS12
J9
NC4 VSS12 Location :
2

NC5 NC5
L9
NC6 VSSQ1
B1 L9
NC6 VSSQ1
B1 Vendor Configuration Pegatron P/N Manufacturer P/N R7407
D1 D1
VSSQ3 VSSQ3
G1 G1
VSSQ8 VSSQ8
VSSQ5
E2
VSSQ5
E2 Hynix 128Mx16 0315-00ND0PB H5TQ2G63BFR-11C 0x6 35K
D8 D8
VSSQ4 VSSQ4
E8 E8
A VSSQ6 VSSQ6 A
VSSQ2
B9
VSSQ2
B9 Hynix 64Mx16 0315-00NF0PB H5TQ1G63DFR-11C 0x2 15K
F9 F9
VSSQ7 VSSQ7
G9 G9
VSSQ9 VSSQ9
Micron 128Mx16 TBD MT41J128M16JT-107G:K TBD TBD
BGA_96P_524x354_COLY BGA_96P_524x354_COLY
/DGPU /DGPU
Micron 64Mx16 0315-00SG0PB MT41J64M16JT-107G:G TBD TBD

Title : GPU_VRAM CHA


PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name
A2
VA70_N13P-GDDR3 Rev
P/N 1.0
Date: Friday, February 03, 2012 Sheet 76 of 99
5 4 3 2 1
5 4 3 2 1

VRAM CH C *TOP SIDE*


71
71
71
71
71
FBCD[0..63]
FBC_CMD[0..31]
FBCDQM[0..7]
FBCDQS_WP[0..7]
FBCDQS_RN[0..7]
*BOT SIDE* 09/27 Swap VRAM data signal. (Mickey)
M13X DDR3 Data Bits Data Bits
U7701 U7702
+1.5VS_VGA R7701 1 /DGPU 2 1KOhm1% +FBC_VREF_CA0 M8
+FBC_VREF_DQ0 H1 VREFCA DQL0
E3
F7
FBCD0
FBCD1
+1.5VS_VGA R7712 1 /DGPU 2 1KOhm1%
+FBC_VREF_CA0 M8
+FBC_VREF_DQ0 H1 VREFCA DQL0
E3
F7
FBCD13
FBCD9 Mode D [31:0] [63:32]
VREFDQ DQL1 VREFDQ DQL1

1
F2 FBCD4 F2 FBCD14
DQL2 DQL2

1
C7701 R7702 FBC_CMD9 N3 F8 FBCD2 FBC_CMD9 N3 F8 FBCD10 1 OK
A0 DQL3 A0 DQL3
CMD0 CS0#

1
0.01UF/25V 1KOhm1% FBC_CMD11 P7 H3 FBCD7 0 OK C7713 R7714 FBC_CMD11 P7 H3 FBCD12
/DGPU /DGPU FBC_CMD8 A1 DQL4 FBCD3 0.01UF/25V 1KOhm1% FBC_CMD8 A1 DQL4 FBCD11
P3 H8 P3 H8

2
FBC_CMD25 A2 DQL5 FBCD6 /DGPU /DGPU FBC_CMD25 A2 DQL5 FBCD15
N2 G2 N2 G2
CMD1

2
FBC_CMD10 A3 DQL6 FBCD5 FBC_CMD10 A3 DQL6 FBCD8
P8 H7 P8 H7

2
FBC_CMD24 A4 DQL7 FBC_CMD24 A4 DQL7
P2 P2
A5 A5
place near VRAM FBC_CMD22 R8 FBC_CMD22 R8
D
FBC_CMD7
FBC_CMD21
R2
T8
A6
A7 DQU0
D7
C3
FBCD20
FBCD22
place near VRAM FBC_CMD7
FBC_CMD21
R2
T8
A6
A7 DQU0
D7
C3
FBCD26
FBCD29
CMD2 ODT D

FBC_CMD6 A8 DQU1 FBCD18 FBC_CMD6 A8 DQU1 FBCD25


FBC_CMD29
R3
A9 DQU2
C8
FBCD23 FBC_CMD29
R3
A9 DQU2
C8
FBCD31
3 OK CMD3 CKE
FBC_CMD23
L7
R7
A10/AP DQU3
C2
A7 FBCD16
2 OK FBC_CMD23
L7
R7
A10/AP DQU3
C2
A7 FBCD24
FBC_CMD28 A11 DQU4 FBCD17 FBC_CMD28 A11 DQU4 FBCD28
N7 A2 N7 A2
FBC_CMD20
FBC_CMD4
T3
T7
A12/BC#
A13
DQU5
DQU6
B8
A3
FBCD19
FBCD21
FBC_CMD20
FBC_CMD4
T3
T7
A12/BC#
A13
DQU5
DQU6
B8
A3
FBCD27
FBCD30
CMD4 A14 A14
FBC_CMD14 NC1 DQU7 FBC_CMD14 NC1 DQU7
M7 M7

FBC_CMD12 M2
NC2
VDD6
N1
R1
+1.5VS_VGA
FBC_CMD12 M2
NC2
VDD6
N1
R1
+1.5VS_VGA CMD5 RST RST
FBC_CMD27 BA0 VDD8 FBC_CMD27 BA0 VDD8
N8 B2 N8 B2
BA1 VDD1 BA1 VDD1
CMD6 A9 A9

2
FBC_CMD26 M3 K2 C7702 C7703 C7704 C7705 C7706 FBC_CMD26 M3 K2 C7715 C7716 C7717 C7718 C7719
BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 1UF/6.3V BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
G7 G7
VDD3 10% 10% 10% 10% 10% FBC_CLK0 VDD3 10% 10% 10% 10% 10%
J7 K8 J7 K8
CMD7 A7 A7

1
71 FBC_CLK0 CK VDD5 FBC_CLK0# CK VDD5
K7 D9 /DGPU /DGPU /DGPU /DGPU /DGPU K7 D9 /DGPU /DGPU /DGPU /DGPU /DGPU
71 FBC_CLK0# FBC_CMD3 CK# VDD2 FBC_CMD3 CK# VDD2
K9 N9 K9 N9
CKE VDD7 CKE VDD7
R9 R9
FBC_CMD2
FBC_CMD0
K1
L2
ODT
VDD9
A1
FBC_CMD2
FBC_CMD0
K1
L2
ODT
VDD9
A1
CMD8 A2 A2
R7703 2 /DGPU 1 162Ohm 1% FBC_CMD30 CS# VDDQ1 FBC_CMD30 CS# VDDQ1
J3 C1 J3 C1
FBC_CMD15 K3
RAS#
CAS#
VDDQ3
VDDQ7
F1 FBC_CMD15 K3
RAS#
CAS#
VDDQ3
VDDQ7
F1 CMD9 A0 A0

2
FBC_CMD13 L3 D2 C7707 C7708 C7709 C7710 C7711 FBC_CMD13 L3 D2 C7720 C7721 C7722 C7723 C7724
WE# VDDQ5 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V WE# VDDQ5 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
H2 H2
FBCDQS_WP0 F3
VDDQ8
A8 10% 10% 10% 10% 10% FBCDQS_WP1 F3
VDDQ8
A8 10% 10% 10% 10% 10% CMD10 A4 A4

1
FBCDQS_WP2 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU FBCDQS_WP3 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU
C7 C9 C7 C9
DQSU VDDQ4 DQSU VDDQ4
E9 E9

place near VRAM


FBCDQM0
FBCDQM2
E7
D3
DML
VDDQ6
VDDQ9
H9 FBCDQM1
FBCDQM3
E7
D3
DML
VDDQ6
VDDQ9
H9 CMD11 A1 A1
DMU DMU
E1 E1
N12P-GV1 162ohm
N12M-GE 243ohm(1022-0101400)
FBCDQS_RN0
FBCDQS_RN2
G3
B7
DQSL#
VSS3
VSS7
M1
P1
place close to balls FBCDQS_RN1
FBCDQS_RN3
G3
B7
DQSL#
VSS3
VSS7
M1
P1
place close to balls CMD12 BA0 BA0
DQSU# VSS9 DQSU# VSS9
T1 T1
FBC_CMD5 T2
RESET#
VSS11
VSS5
J2
B3
FBC_CMD5 T2
RESET#
VSS11
VSS5
J2
B3
CMD13 WE# WE#
VSS2 VSS2
L8 G8 L8 G8
ZQ VSS4
VSS6
J8
ZQ VSS4
VSS6
J8 CMD14 A15 A15
1

1
C A9 A9 C
R7704 VSS1 R7705 VSS1
M9 M9
243Ohm 1%
/DGPU
J1
L1
NC3
VSS8
VSS10
P9
T9
243Ohm 1%
/DGPU
J1
L1
NC3
VSS8
VSS10
P9
T9
CMD15 CAS# CAS#
NC4 VSS12 NC4 VSS12
J9 J9
CMD16 CS0#
2

2
NC5 NC5
L9 B1 L9 B1
NC6 VSSQ1 NC6 VSSQ1
D1 D1
VSSQ3 VSSQ3
G1 G1
VSSQ8
VSSQ5
E2
D8
VSSQ8
VSSQ5
E2
D8
CMD17
VSSQ4 VSSQ4
E8 E8
VSSQ6
VSSQ2
B9
F9
VSSQ6
VSSQ2
B9
F9
CMD18 ODT
VSSQ7 VSSQ7
G9 G9
VSSQ9
BGA_96P_524x354_COLY
VSSQ9
BGA_96P_524x354_COLY
CMD19 CKE
/DGPU /DGPU
CMD20 A13 A13
CMD21 A8 A8
CMD22 A6 A6
*TOP SIDE* *BOT SIDE*
CMD23 A11 A11
U7703 U7704
+1.5VS_VGA R7710 1 /DGPU 2 1KOhm1% +FBC_VREF_CA1 M8
+FBC_VREF_DQ1 H1 VREFCA DQL0
E3
F7
FBCD32
FBCD34 R7706 1 /DGPU 2 1KOhm1%
+FBC_VREF_CA1 M8
+FBC_VREF_DQ1 H1 VREFCA DQL0
E3
F7
FBCD60
FBCD56
CMD24 A5 A5
VREFDQ DQL1 +1.5VS_VGA VREFDQ DQL1
1

F2 FBCD37 F2 FBCD63
DQL2 DQL2
CMD25 A3 A3
1

2
C7714 R7708 FBC_CMD9 N3 F8 FBCD33 FBC_CMD9 N3 F8 FBCD61
A0 DQL3 A0 DQL3

1
0.01UF/25V 1KOhm1% FBC_CMD11 P7 H3 FBCD36 4 OK C7712 R7717 FBC_CMD11 P7 H3 FBCD57 7 OK
/DGPU /DGPU FBC_CMD8 A1 DQL4 FBCD35 0.01UF/25V 1KOhm1% FBC_CMD8 A1 DQL4 FBCD58
P3 H8 P3 H8
CMD26 BA2 BA2
2

FBC_CMD25 A2 DQL5 FBCD39 /DGPU /DGPU FBC_CMD25 A2 DQL5 FBCD62


N2 G2 N2 G2
2

2
FBC_CMD10 A3 DQL6 FBCD38 FBC_CMD10 A3 DQL6 FBCD59
P8 H7 P8 H7

1
FBC_CMD24 A4 DQL7 FBC_CMD24 A4 DQL7
P2 P2
B
place near VRAM FBC_CMD22
FBC_CMD7
R8
R2
A5
A6
D7 FBCD47 place near VRAM
FBC_CMD22
FBC_CMD7
R8
R2
A5
A6
D7 FBCD54
CMD27 BA1 BA1 B

FBC_CMD21 A7 DQU0 FBCD40 FBC_CMD21 A7 DQU0 FBCD49


T8 C3 T8 C3
FBC_CMD6
FBC_CMD29
R3
A8
A9
DQU1
DQU2
C8 FBCD45
FBCD42
FBC_CMD6
FBC_CMD29
R3
A8
A9
DQU1
DQU2
C8 FBCD55
FBCD48
6 OK CMD28 A12 A12
FBC_CMD23
L7
R7
A10/AP DQU3
C2
A7 FBCD44
5 OK FBC_CMD23
L7
R7
A10/AP DQU3
C2
A7 FBCD52
FBC_CMD28
FBC_CMD20
N7
T3
A11
A12/BC#
DQU4
DQU5
A2
B8
FBCD43
FBCD46
FBC_CMD28
FBC_CMD20
N7
T3
A11
A12/BC#
DQU4
DQU5
A2
B8
FBCD50
FBCD53
CMD29 A10 A10
FBC_CMD4 A13 DQU6 FBCD41 FBC_CMD4 A13 DQU6 FBCD51
T7 A3 T7 A3
FBC_CMD14 M7
NC1
NC2
DQU7
N1
FBC_CMD14 M7
NC1
NC2
DQU7
N1
CMD30 RAS# RAS#
VDD6 +1.5VS_VGA VDD6 +1.5VS_VGA
FBC_CMD12 M2 R1 FBC_CMD12 M2 R1
FBC_CMD27 N8
BA0
BA1
VDD8
VDD1
B2 FBC_CMD27 N8
BA0
BA1
VDD8
VDD1
B2 CMD31
2

2
FBC_CMD26 M3 K2 C7755 C7766 C7767 C7768 C7769 FBC_CMD26 M3 K2 C7774 C7775 C7776 C7777 C7778
BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 1UF/6.3V BA2 VDD4 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 1UF/6.3V
G7 G7
VDD3 10% 10% 10% 10% 10% FBC_CLK1 VDD3 10% 10% 10% 10% 10%
J7 K8 J7 K8
1

1
71 FBC_CLK1 CK VDD5 FBC_CLK1# CK VDD5
K7 D9 /DGPU /DGPU /DGPU /DGPU /DGPU K7 D9 /DGPU /DGPU /DGPU /DGPU /DGPU
71 FBC_CLK1# FBC_CMD19 CK# VDD2 FBC_CMD19 CK# VDD2
K9 N9 K9 N9
CKE VDD7 CKE VDD7
R9 R9
FBC_CMD18 VDD9 FBC_CMD18 VDD9
K1 K1
FBC_CMD16 ODT FBC_CMD16 ODT
L2 A1 L2 A1
R7713 2 /DGPU 1 162Ohm 1% FBC_CMD30 CS# VDDQ1 FBC_CMD30 CS# VDDQ1
J3 C1 J3 C1
FBC_CMD15 RAS# VDDQ3 FBC_CMD15 RAS# VDDQ3
K3 F1 K3 F1
CAS# VDDQ7 CAS# VDDQ7
2

1
FBC_CMD13 L3 D2 C7770 C7744 C7771 C7772 C7773 FBC_CMD13 L3 D2 C7779 C7780 C7781 C7782 C7783
WE# VDDQ5 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V WE# VDDQ5 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V 1UF/6.3V
H2 H2
FBCDQS_WP4 VDDQ8 10% 10% 10% 10% 10% FBCDQS_WP7 VDDQ8 10% 10% 10% 10% 10%
F3 A8 F3 A8
1

2
FBCDQS_WP5 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU FBCDQS_WP6 DQSL VDDQ2 /DGPU /DGPU /DGPU /DGPU /DGPU
C7 C9 C7 C9
DQSU VDDQ4 DQSU VDDQ4
E9 E9
VDDQ6 VDDQ6
place near VRAM FBCDQM4 E7
DML VDDQ9
H9 FBCDQM7 E7
DML VDDQ9
H9
FBCDQM5 D3 FBCDQM6 D3
DMU DMU
E1 E1
FBCDQS_RN4 VSS3 FBCDQS_RN7 VSS3
G3
DQSL# VSS7
M1 place close to balls G3
DQSL# VSS7
M1 place close to balls
FBCDQS_RN5 B7 P1 FBCDQS_RN6 B7 P1
DQSU# VSS9 DQSU# VSS9
T1 T1
FBC_CMD5 VSS11 FBC_CMD5 VSS11
T2 J2 T2 J2
RESET# VSS5 RESET# VSS5
B3 B3
VSS2 VSS2
L8 G8 L8 G8
ZQ VSS4 ZQ VSS4
A J8 J8 A
VSS6 VSS6
1

A9 A9
R7711 VSS1 R7715 VSS1
M9 M9
243Ohm 1% VSS8 243Ohm 1% VSS8
J1 P9 J1 P9
/DGPU NC3 VSS10 /DGPU NC3 VSS10
L1 T9 L1 T9
NC4 VSS12 NC4 VSS12
J9 J9
2

NC5 NC5
L9 B1 L9 B1
NC6 VSSQ1 NC6 VSSQ1
D1 D1
VSSQ3 VSSQ3
G1 G1
VSSQ8 VSSQ8
E2 E2
VSSQ5 VSSQ5
D8 D8
VSSQ4 VSSQ4
VSSQ6
E8
B9
VSSQ6
E8
B9
Title : GPU_VRAM CHB
VSSQ2 VSSQ2
VSSQ7
F9
VSSQ7
F9
PEGATRON COMPUTER INC Engineer: Mickey_Yu
G9 G9
VSSQ9 VSSQ9 Size Project Name
BGA_96P_524x354_COLY BGA_96P_524x354_COLY Custom P/N
VA70_N13P-GDDR3 Rev
1.0
/DGPU /DGPU
Date: Friday, February 03, 2012 Sheet 77 of 99
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title :
PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name Rev
C
VA70_N13P-GDDR3
P/N 1.0
Date: Friday, February 03, 2012 Sheet 78 of 99
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

Title : GPU_PEG*16
PEGATRON COMPUTER INC Engineer: Mickey_Yu
Size Project Name Rev
C
VA70_N13P-GDDR3
P/N 1.0
Date: Friday, February 03, 2012 Sheet 79 of 99
5 4 3 2 1
5 4 3 2 1

CHIEF RIVER

AC_BAT_SYS_#
+5VS AC_BAT_SYS

5
Q8006 C8006 C8007

1
C8013 SR8009 C8002
Icc_TDC: Icc_Max

RMW150N03FUB
10UF/25V 10UF/25V

5 D
6
7
8
1UF/25V R0603 1000PF/50V
10% QC_@ 10% 10%
SV-QC 52A SV-QC 94A

2
QC_@ QC_@ QC_@

S
SV-DC 36A SV-DC 53A

G
10Ohm 1%

4
3
2
1
5
6
2 R8041 1 RdroopG U8001 ISL6208CRZ
+VGFX_CORE QC_@ QC_@ T8093 +VCORE

VCC
FCCM
R8042 TPC28T L8003
3.92KOhm 1% R8087 C8060 Switching Frequency=300KHz 0.36UH
7 VCCGT_SENSE 2 1 1 2 2 1 4 7 1 2

1
2KOhm 1% ICC MAX=45A LGATE PHASE
3 8
330PF/50V GND1 UGATE Irat=60A
9
GND2

2
BOOT
QC_@

PWM

5
R8043 C8030 R8044 C8031 R8045 Q8014 Q8015 R8002

1
D D
1 2 1 2 2 1 1 2 2 1 C8012

RMW200N03FUB

RMW200N03FUB
2.2Ohm

2
+

5 D
6
7
8

5 D
6
7
8
C8028 @ 0.22UF/25V QC_@ 5% @ CE8006

2
1

2
499Ohm 1% 470PF/50V 267KOhm 1% 150PF/50V 5% 174KOhm 1% 10% 470UF/2V

SHORT_PIN

SHORT_PIN
2 1

1
2

JP8004

JP8005
10% R8018 QC_@
R8088 330PF/50V 10% C8033 5% 1 2 ESR=6mOhm/Ir=3.5A

3
2
1
G

G
For IFDIM 100Ohm 1 2 C8011
1% C8029 0.01UF/25V 10% 2.2Ohm 5% 1500PF/50V

4
3
2
1

4
3
2
1

1
@ 1 2 47PF/50V QC_@ 10% 1% R8013

2
QC_@ @ @ R8015 7.5KOhm
ISEN3 1 2 1% @
R8027 @ 1% 10KOhm QC_@ 1 2 ISEN1
1 2 VGFX_PWRGD VGFX_PWRGD 92
R8040 +5VS 100KOhm R8016 R8014
2 1 VSUM+ 1 2 20KOhm

2
1% 1% @

UGATEG
ISEN2

PHASEG
10Ohm 1% SR8004 3.65KOhm QC_@

LGATEG
1 2

PWM2G

BOOTG
VR_FBG
R0603

ISNG
VSUM- 1 R8017 2
7 VSSGT_SENSE

1
R8051 DC_@ 1% 1Ohm 1% QC_@
+5VS 1 2

@=UMMOUNT Place Near Q8012 100KOhm R8021

41
40
39
38
37
36
35
34
33
32
31
U8000A 2 1
R8038
+5VS
AC_BAT_SYS_#

GND1
ISUMNG
RTNG
FBG
COMPG
PGOODG
PWM2G
LGATE1G
PHASE1G
UGATE1G
BOOT1G

2
1 2 470KOHM C8065 0Ohm

Schematic for Quad core use @ 5% 1 2 DC_@ SR8001

1
ISPG 1 30 BOOT2 R0603 Q8003 +
ISUMPG BOOT2 C8003 C8004

1
2 1 1 2 0.22UF/25V ISEN1G 2 29 UGATE2 C8005 CE8000 C8034 C8035

RMW150N03FUB
ISEN1G UGATE2 10UF/25V 10UF/25V

5 D
6
7
8
VSUMG- ISEN2G 3 28 PHASE2 1000PF/50V 100UF/25V 0.1UF/25V 0.1UF/25V

1
R8039 R8037 C8066 ISEN2G PHASE2 LGATE2 10% 10%
4 27

2
3.83KOhm 27.4KOhm NTCG LGATE2 @
1 2 5 26
1% @ 1% @ SCLK ISL95836HRTZ-T VCCP
6 25 1 2

S
ALERT# VDD

G
10% 0.22UF/25V 7 24 R8080
QC_@ SDA PWM3 LGATE1 1Ohm 1%
8 23

4
3
2
1
VR_HOT# LGATE1

2
SR8016 T8094 9 22 PHASE1 C8038 C8014
VR_ON PHASE1

ISEN3/FB2
SR8017 1 2 10 21 UGATE1 1UF/6.3V 1UF/6.3V
6 VR_SVID_CLK

1
SR8018 T8096 NTC UGATE1 10% 10% UGATE2 T8092 TPC28T L8002

PGOOD
1 2

BOOT1
1

ISUMN

1
6 VR_SVID_ALERT#

ISUMP

COMP
ISEN2
ISEN1
6 VR_SVID_DATA 1 2 R0402 0.36UH

RTN
R0402 T8095 PHASE2 1 2

FB

1
AC_BAT_SYS_VGFX R0402 SR8003 For IC Question
AC_BAT_SYS 1 2 VR_HOT#_ Irat=60A
4 VR_HOT# D8001 C8015

11
12
13
14
15
16
17
18
19
20

2
R8022 DCR=1.3mohm

5
C8018 C8019 +1.05VS R0402 1 2 2 1VGFX_PWRGD BOOT1 BOOT2
1 2 1 2 Q8005 Q8004 R8001
1

1
C8036 VRM_PWRGD 30,92 2.2Ohm

RMW200N03FUB

RMW200N03FUB
10UF/25V 10UF/25V
5

2
+ +

5 D
6
7
8

5 D
6
7
8
Q8011 C8027 R8054 @ 0.22UF/25V 2.2Ohm 5% @ 5% @ CE8004 CE8007

若VR HOT無無無無無若無
0.1UF/25V C8056 1.2V/0.1A

1
10% 10% 62Ohm 5% @ COMP 10% 470UF/2V 470UF/2V

SHORT_PIN

SHORT_PIN
RMW150N03FUB

1000PF/50V
2

1
1UF/6.3V
5 D
6
7
8

JP8000

JP8001
@ VR_FB ESR=6mOhm/Ir=3.5A ESR=6mOhm/Ir=3.5A
93 CPU_VRON_PWR
10% @

S
2

3
2

3
2
1
G

G
C8054 0.047UF/16V 10PF/50V 47PF/50V C8010
SR8002 10% @ C8044 5% R8082 C8047 C8045 5% 1500PF/50V
S

4
3
2
1

4
3
2
1

1
G

1 2 1 2 COMP 1 2 2 1 1 2 1 2 10% @ R8003


30 CPU_VRON

2
R8005 7.5KOhm
4
3
2
1

R0402 DC_@ 499Ohm 1% 470PF/50V 10% ISEN2 1 2 1% @


T8090 1% T8099
L8004 LGATE2 10KOhm 1% ISEN1
UGATEG TPC28T 0.36UH +VGFX_CORE 1 2

ISEN3
1
Irat=60A C8048 R8078 C8046 5% R8006 R8004
PHASEG 0.22UF/25V 1% 267KOhm 150PF/50V TPC28T VSUM+ 20KOhm
1 2 Rdroop 1 2
1

1
1 2 2 1 2 1 1 2 Vboot=0V 3.65KOhm 1% 1% @

2
C8021 Place Near Q8001 QC_@ R8048 1 2 ISEN3
2

R8056 R8057 R8085 ICC MAX=94A R8007

ISEN2
C 5.6KOHM C
BOOTG 1 2 1 2 R8024 27.4KOhm 470KOHM C8050 0.22UF/25V 3.74KOHM +5VS VSUM- 1 2
5

Q8012 Q8013 2.2Ohm @ 1% @ 5% @


VSUM- 1 2 1% R8076 C8059

2
5% 1Ohm 1%
SHORT_PIN

SHORT_PIN

1 2 2 1
RMW200N03FUB

RMW200N03FUB

1
0.22UF/25V

1
2.2Ohm 5%
5 D
6
7
8

5 D
6
7
8

JP8006

JP8007

@ 10%
T8012
1

10% R8030 + CE8012 R8077 10Ohm 1% 2KOhm 680PF/50V R8049

ISEN1
1
470UF/2V C8049 0.22UF/25V 1 2 100KOhm 1
+VCORE T8011
1

C8017 @ ESR=6mOhm/Ir=3.5A R8055 10%


10%1 2 1%
S

TPC28T TPC28T
G

3
1500PF/50V 3.83KOhm D Q8016 AC_BAT_SYS_#
3
2

2
10% VCCSENSE 6
1% @
4
3
2
1

4
3
2
1

C8053 10% For ATS Vboot=1.1 Short T80131 To Ground

1
2 1 1 Q8000 + +
C8000 C8001

1
LGATEG R8025 G CE8002 CE8001

RMW150N03FUB
S T8098 10UF/25V 10UF/25V

5 D
6
7
8
ISEN1G 1 2 330PF/50V @ R8089 2N7002 2 C8008 100UF/25V 100UF/25V
R8052 100Ohm 1 1000PF/50V 10% 10%

2
T8008
10KOhm 1% For IFDIM
TPC28T Icc_TDC: Icc_MAX: 0Ohm
@ C8051 10%
1%
@ TPC28T

S
2

G
R8019 1 2
ISPG VSUMG+ 1 2 QC 38A QC 46A +5VS
1

4
3
2
1
0.01UF/25V
SV-DC 21.5A SV-DC 33A T8091
2

R8031 3.65KOhm 1%
C8055 VSSSENSE 6 UGATE1 TPC28T L8001
2.61KOhm R8079 10Ohm 0.36UH
2

C8023 R8033 1% 1 2 T8017 PHASE1 1 2


0.068UF/10V

1
2

0.22UF/25V C8022 11KOhm TPC28T


2 1

10% 0.1UF/25V VSUM+ Irat=60A


C8016

2
DC_@ R8023

需需需B Value)
1

1%

5
R8032 C8061 BOOT1 1 2 1 2 Q8001 Q8002 R8000 @
1

2
Place Near L8004( 0.1UF/25V

RMW200N03FUB

RMW200N03FUB
10KOhm R8073 2.2Ohm

1
5 D
6
7
8

5 D
6
7
8
set OCP>51A 10% 10% 0.22UF/25V 2.2Ohm 5%

SHORT_PIN

SHORT_PIN
3% 2.61KOhm

2
+

JP8002

JP8003
C8040 QC_@ R8072 10% 5% CE8008
1

1
1

1
R8034 RiG R8026 0.22UF/25V 470UF/2V

2
ISNG VSUMG- 10% 11KOhm 1% ESR=6mOhm/Ir=3.5A
1 2 1 2

S
2 1
1

1
G

G
C8041 C8009 @

3
2
422Ohm 1% 1Ohm 1% 0.068UF/10V 1% 1500PF/50V R8010 R8008

4
3
2
1

4
3
2
1
C8024
2

Ri 10% R8075 10% 10KOhm 1% 20KOhm

2
T8010 0.1UF/25V R8036 10KOhm Place Near L8001 @ 1% @
C8025 @ R8035 @ TPC28T 10% 10KOhm R8084 ISEN1 1 2 1 2 ISEN2
3%
1

2 1 1 2 ISEN2G 1 2 620Ohm LGATE1

1
2 1 VSUM- R8011 R8009

1
3300PF/25V 620Ohm 1% 649 ohm 1% @ VSUM+ 1 2 20KOhm
10% set OCP>103A C8042 1% @

1
3.65KOhm 1% 1 2 ISEN3
C8039 R8083 T8009 0.1UF/25V
2200PF/50V 620Ohm TPC28T R8012
AC_BAT_SYS_VGFX

2
10% @ 1% @ 10% VSUM- 1 2
+5VS 2 1 2 1
1Ohm 1%

若若若若若649 ohm
C8062 C8020
1

10UF/25V 10UF/25V
5

Q8017 C8032
1

10% 10%
RMW150N03FUB

1000PF/50V
2

2
5 D
6
7
8

SR8015 QC_@ QC_@ QC_@


T8000 T8001 T8002 T8003 T8004 T8005 T8006 T8007
QC_@

R0603
TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T
S
2

+VCORE

1
2

C8064 U8002
4
3
2
1
5
6

1UF/25V ISL6208CRZ
QC_@ T8097 L8005
+VGFX_CORE
VCC
FCCM

10%
1

TPC28T 0.36UH QC_@ T8064 T8042 T8043 T8044 T8045 T8046 T8048 T8050
B TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T B
QC_@ Irat=60A
4 7 1 2
1

LGATE PHASE
3 8
For Common BOM, Remove @

1
GND1 UGATE
9
GND2
BOOT
PWM

For Quad Core(GT2):


5

Q8018 Q8019 R8028


2.2Ohm @ 1.Remove DC_@ (R8021,R8051,C8055,C8022,C8044) For UMA SKU
RMW200N03FUB

RMW200N03FUB
2
1

1
5 D
6
7
8

5 D
6
7
8

@ 5%
C8063 + T8078 T8067 T8068 T8069 T8070 T8071 T8072 T8073
R8047 CE8010
For Dual Core:
Remove @ and DSC_@
1

1 2 1 2 470UF/2V TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T


2

ESR=6mOhm/Ir=3.5A 1.Remove QC_@, Add (R8021,R8051,C8055,C8022,C8044)


SHORT_PIN

SHORT_PIN
S

1
G

JP8008

JP8009

0.22UF/25V 2.2Ohm 5% C8026 @ QC_@ +VGFX_CORE


3
2

1
SR8014 10% QC_@ QC_@ 1500PF/50V 2.Change R8084 to 499ohm(10V220000076 ),(OCP>60A)
4
3
2
1

4
3
2
1

R0603 10%
3.Change R8085 to 2.37Kohm,(10V220000044),Load line=1.86 For DSC SKU
2

QC_@
1

T8089 T8080 T8081 T8082 T8083 T8084 T8085 T8086


4.Change R8034 to 499ohm,(10V220000076),OCP>37A
5.Change R8042 to 3Kohm(10V220000232),Load line=3.9 Remove @ TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T

1
R8050 QC_@ 6.Change R8048 to 20Kohm(10V220000036),ICC MAX=53A
ISEN2G 1 2
7.Change R8045 to 154Kohm(10V220000259),ICC MAX=33A,Switching Freq.=300KHz
10KOhm 1%
8.Change C8023 to 0.1uf/25v(1AV300000007) U8000B
R8020 QC_@
PWM2G

VSUMG+ 1 2 42 49
GND2 GND9
43 48
3.65KOhm 1% GND3 GND8
44 47
GND4 GND7
45 46
R8029 QC_@ GND5 GND6
VSUMG- 1 2
1Ohm ISL95836HRTZ-T
1% 06V070000025
ISEN1G 1 2

R8046
10KOhm
1% @

A A

<Variant Name>

Title : POWER_VCORE
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.1
Date: Friday, February 03, 2012 Sheet 80 of 94
5 4 3 2 1
5 4 3 2 1

+5VO & +3VO POWER SUPPLY


U8102 @ AC_BAT_SYS R8102
TLV70450DBVR 0Ohm @
D 4 3 1 2 D
NC1 OUT
2
+5VA
IN vx_r0603_h28_small
5 1
NC2 GND

1
C8102 C8109
1UF/25V 1UF/10V T8125
vx_c0603_small vx_c0603_small R8103 TPC26T

2
10% @ MLCC/+/-10% 0Ohm
@ 1 2 LDO5 AC_BAT_SYS Input current=1.8A
+5VA AC_BAT_SYS

1
(0.0294A) vx_r0603_h28_small C8108
Input current=4.1A

1
C8100 C8106 10UF/25V C8103 @
AC_BAT_SYS 1UF/6.3V 1UF/25V vx_c1206_h75 0.1UF/25V
C8119 C8107 @ vx_c0402_small vx_c0603_small 10% vx_c0402_small

2
1

1
10UF/25V 10UF/25V C8104 @ 10% 10% 1AV600000003 10%
vx_c1206_h75 vx_c1206_h75 0.1UF/25V 1AV200000038
10% 10% vx_c0402_small

2
1AV600000003 1AV600000003 10%

5
5V_LG 3V_LG

5 D
6
7
8
8
7
6
D 5
U8100A
C8105 TPS51225CRUKR

15
14
13
12
11
Q8100 0.1UF/25V Q8102

S
S

G
FDMC8884 vx_c0603_small FDMC8884

DRVL1
VO1
VREG5

DRVL2
VIN
+5VO 10%

1
2
3
4

4
3
2
1
+5VO= 6.3319A
L8100
3.3UH
T8133
TPC26T T8100 L8101 +3VO
Irat=6.6A 5V_HG SR8100 16 10 3V_HG TPC26T 3.3UH
1 2 2 15V_BOOT1_1
1 2 5V_BOOT1
17
DRVH1 DRVH2
9 3V_BOOT2 1 2 3V_BOOT2_2
2 1 Irat=6.6A +3VO=4.2775A

1 1
5V_DX VBST1 VBST2 3V_DX
18 8 1 2

1 1
VCLK SW1 SW2 SR8101
19 7
VCLK PGOOD
1

+ R8104 @ Enable1 20 6 C8110


EN1 EN2
1

1
C8121 @ CE8100 2.2Ohm 21 0.1UF/25V R8107 +
GND

1
0.1UF/25V 220UF/6.3V vx_r0603_h28_small vx_c0603_small 2.2Ohm CE8101 C8113

VREG3
1

vx_c0402_small 5% 10% vx_r0603_h28_small 220UF/6.3V 0.1UF/25V

VFB1

VFB2
8
7
6
D 5
23
2

5V_RC2

CS1

CS2
GND2

5 D
6
7
8
10% 22 5% vx_c0402_small

3V_RC2

2
GND1

2
10%
C JP8100 JP8104 Q8101 JP8106 C

1
2
3
4
5
S
SHORT_PIN SHORT_PIN FDMC8884 U8100B Q8103 SHORT_PIN

S
SUS_PWRGD 30,92

G
C8111 @ TPS51225CRUKR FDMC8884
2

1
2
3
4

1
1500PF/50V C8116

4
3
2
1
1

1
vx_c0603_small Enable2 1500PF/50V
2

1
10% R8100 R8101 vx_c0603_small

2
+5VO 127KOhm 127KOhm
vx_r0402_small vx_r0402_small
TDC :6.3319A RDSON=30mOHM 1% 1%

2
Frequency :300KHz 10V220000113 10V220000113 RDSON=30mOHM
PWR Cap. :100uF 5V_FB1_1 1 2 FB1 FB2 2 1 3V_FB2_2

Total Cap. :100uF R8108 R8111

2
15KOhm 6.65KOHM +3VO
ESR :45mOHM vx_r0402_small R8106 R8105 vx_r0402_small
1% 10KOhm 10KOhm 1% TDC :4.2775A
1 2 vx_r0402_small vx_r0402_small 1 2
1% 1% Frequency :350KHz

1
C8118 10V220000003 10V220000003 C8124 PWR Cap. :100uF
39PF/50V 39PF/50V
1 2 vx_c0402_small vx_c0402_small 1 2 Total Cap. :100uF
@ 10% @ 10%
C8123 C8125 ESR :45mOHM
0.1UF/25V 0.1UF/25V
vx_c0402_small vx_c0402_small
10% @ 10% @

T8123
JP8101 TPC26T
1MM_OPEN_M1M2
(0.077A)+3VA 2 1

1
2 1
+RTC_POWER

1
C8101
1UF/6.3V
vx_c0402_small

2
B
10% B

R8137
0Ohm T8113 T8114 T8115
vx_r0603_h28_small TPC26T TPC26T TPC26T
nonIOAC_@ T8122 T8135 T8137 T8105 T8106 T8107
1 2 Enable1 Enable2 TPC26T TPC26T TPC26T TPC26T TPC26T TPC26T +3VSUS

1
T8132
D8100 TPC26T +5VO +5VO

1
1V/0.2A
+3VO +3VSUS (0.7845A)
2

1 1
D8109 +5VO_1_1 3 20mil T8131 T8140 T8141 T8117 T8118 T8119
AC_BAT_SYS 1.2V/0.1A SR8102 @ SR8103 @ 2 C8120 @ TPC26T TPC26T TPC26T TPC26T TPC26T TPC26T
2 S
D

nb_r0402_short_5mil_small nb_r0402_short_5mil_small 0.1UF/25V


3

47,92 FORCE_OFF# 2 1
Q8108 vx_c0402_small +5VA
G

1
2

1
R8130 SSM3K315T D8104 C8117 10% T8138 T8139 T8126
1

86.6KOhm IOAC_@ 1.2V/0.1A 0.1UF/25V TPC26T TPC26T TPC26T


vx_r0402_small 30 USBCHG_EN 1 2 T8124 vx_c0402_small T8101 T8121 T8143 T8144 T8130 T8127 T8128

2
1% IOAC_@ @ TPC26T 10% TPC26T TPC26T TPC26T TPC26T TPC26T TPC26T TPC26T +3VO

1
D8103
1

1.2V/0.1A VCLK +10VO +3VA

1
VSUS_ON_EN 1 2 20mil
2

1
C8114
1

R8131 R8135 0.1UF/25V


6

1
510KOhm 100KOhm C8122 @ R8113 C8115 vx_c0402_small

2
1

vx_r0402_small IOAC_@ C8126 0.1UF/25V 560KOhm 0.1UF/25V 10%


1% IOAC_@ 1 2 2 0.1UF/25V vx_c0402_small vx_r0402_small vx_c0402_small
+5VA
1

Q8106A vx_c0402_small 10% 5% 2 10% T8104 T8102 T8103 T8142


1

UM6K1N 10% IOAC_@ 1 TPC26T JP8103 TPC26T TPC26T TPC26T


IOAC_@ +5VO_2_2 3 1MM_OPEN_M1M2
3

C8129 2 +12VO 1 2 +12VSUS

1 1

1
1000PF/50V 1 2
20mil
5 vx_c0402_small D8107 D8101 C8112 11.47V-14.37V
2

FORCE_OFF# 2 1 Q8106B 10% IOAC_@ 1.2V/0.1A 1V/0.2A 0.1UF/25V


4

UM6K1N FORCE_OFF# 2 1 vx_c0402_small

2
D8108 @ IOAC_@ 10%
1.2V/0.1A D8106
1.2V/0.1A IOAC_@ @
A R8114 A
30,55 IOAC_EN 1 2 1 2 0Ohm VSUS_ON_EN
30,63,91,93 VSUS_ON VSUS_ON_EN
D8105
1

R8126 1.2V/0.1A
1

R8136 1KOhm C8130 @ VSUS_ON_EN 1 2


560KOhm vx_r0402_small 0.1UF/25V
1

vx_r0402_small 5% vx_c0402_small
2

5% 10% R8112
2

560KOhm
<Variant Name>
vx_r0402_small
5%
2

Title : POWER_SYSTEM
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 81 of 99
5 4 3 2 1
5 4 3 2 1

D D

TRIP V (mV) = TRIP R (k) * TRIP I (mA)


TRIPI current, which is 10uA
VOCP = TRIP V / 8 / Rdson + (
I ripple / 2 ) ( )
Used for testing purpose in production line.
Pull down to GND with a resistor of 470 kΩ or less

Input Current:1.126A MAX:20.372A


U8200B
+5VSUS AC_BAT_SYS
TPS51211DSCR TDC:11.824A
12 15
13
GND1
GND2
GND4
GND3 14 C8234 OCP:15.139A

1
2 5 6 2 5 6 1000PF/50V C8223 C8225

1
D D 10% 10UF/25V 10UF/25V
C SR8203 10% +1.05VO C

2
G G 10% JP8211
R0402 3 3 (Max:5A)
2MM_OPEN_5MIL
T8728

2
S S
TPC28T 1 2
U8200A C8235 10% 1 2

7
TPS51211DSCR SR8207 0.1UF/25V Q8207 @ Q8205 @
92 +1.05VS_PWRGD

1
11 R0603 (0603) X7R 10% IRFHS8342TRPBF IRFHS8342TRPBF T8234 JP8208
GND 1.05V_BST TPC28T L8202 2MM_OPEN_5MIL
1 PGOOD VBST 10 1 2 1
2 9 1.05V_DH 1UH
1.05V_EN TRIP DRVH 1.05V_LX
3 8 1 2 1 2 +1.05VS

1
EN SW 1 2
4 VFB V5IN 7
5 6 1.05V_DL DCR=10mohm @ (Max:6.824A)
TST DRVL Irat=22A

ESR=20mOhm/Ir=3370mA
2

2
2 5 6 2 5 6
F=290KHz
R8236 R8237 R8226

10UF/6.3V
D D
D8204 180KOHM 470KOhm 2.2Ohm

10UF/6.3V
C8233

1
1.2V/0.1A G G

C8219

C8232
3 3 +

560UF/2.5V
1UF/6.3V

20%
5% 5%

CE8203
2 1

1 1

2
10V240000046 10%

2
S S
C8231 JP8210

2
建建18OKohm,OCP MIN.12.08
1500PF/50V 1 2

7
R8223 Q8209 Q8206 JP8209 1 2

2
1 2 IRFHS8342TRPBF IRFHS8342TRPBF SHORT_PIN 3mm_open_5mil_m1m2
83,84,85,91,93 SUSB#_PWR Rdson=25mOhm

1
10KOhm 1%
FB=0.704V
1

JP8212
C8217
0.1UF/25V

0.7075~0.7005V 1 1 2 2 +VCCP
2

R8204 R8231 3mm_open_5mil_m1m2


1 2 1.05V_FB 1 2 (Max:8.548A)
B 5.11KOhm 10Ohm @ B

1AV200000045
0.1UF/25V
1% 1%

1.05V_FB1

C8236
2
R8229 @
100Ohm
2 1 1 2 VCCP_SENSE 6
C8227
39PF/50V
5% @ R8230

2
C8230 1 2 VSSP_SENSE 6
R8220 0.1UF/25V
10KOhm 10% @ 0Ohm @

1
1 1%

R8233
2 1

2
R8242 10Ohm @
0Ohm

T8201 T8202 T8203 T8204 T8205 T8206 T8207 T8208 T8224 T8223 T8218 T8217
TPC28TTPC28TTPC28TTPC28T TPC28TTPC28TTPC28TTPC28T TPC28TTPC28TTPC28TTPC28T

A +1.05VS +1.05VO +VCCP A


1

1
T8209 T8210 T8211 T8212 T8213 T8214 T8215 T8216 T8219 T8222 T8221 T8220
TPC28TTPC28TTPC28TTPC28T TPC28TTPC28TTPC28TTPC28T TPC28TTPC28TTPC28TTPC28T

<Variant Name>
1

1
GND GND GND
Title : POWER_VCCP
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.1
Date: Friday, February 03, 2012 Sheet 82 of 94
5 4 3 2 1
5 4 3 2 1

DDR & VTT POWER SUPPLY

D R8303 Max:1A D
68KOhm 1%
1 2 TDC:0.7A
R8304
187KOMH 更更更186Kohm SR8300
AC_BAT_SYS

1
C8316 C8311 @ C8312 C8313
T8304 1% 1 2 1000PF/50V 0.1UF/25V 10UF/25V 10UF/25V Max:23.667A
+0.75VO TPC28T 1 2
+5VSUS vx_c0402_small vx_c0402_small vx_c1206_h75 vx_c1206_h75

2
Q8300 10% 10% 10% 10% TDC:13A

DDR_MODE
R0402 IRFHS8342TRPBF Q8301 @
OCP:16.82A

DDR_TRIP
92 DDR_PWRGD

1
C8309 Rdson=25mOhm IRFHS8342TRPBF
JP8303

1
1UF/6.3V 2 5 6 2 5 6
1 2 DDR_VTTSNS GND_TPS51216 vx_c0402_small +1.5VO
D D

2
S3
S5
10% (Max:13.667A)
JP8301 @ 3 G 3 G
1MM_OPEN_M1M2 SHORT_PIN +1.5V JP8305

21
20
19
18
17
16
2 2 1 1 GND_TPS51216 1 2
+0.75VS S S 1 2

1
C8300 @ C8310

MODE
TRIP
PGOOD
GND2

S3
S5
(Max:1.05A) 10UF/6.3V SR8301 0.1UF/25V L8300 3mm_open_5mil_m1m2

7
1

1
C8301 C8302 @ C8303 @ vx_c0603_small R0603 vx_c0603_small T8307 1UH

2
10UF/6.3V 10UF/6.3V 0.1UF/25V 20% 1 15 DDR_VBST 1 2 1 2 TPC28T Irat=18A
vx_c0603_small vx_c0603_small vx_c0402_small VTTSNS VBST DDR_DRVH CYNTEC/PCMC104T-1R0MN JP8300
2 14
2

2
20% 20% 10% VLDOIN DRVH DDR_SW
3 13 1 2 1 2 +1.5V

1
VTT SW 1 2

VDDQSNS
4 12 DDR_V51N
C VTTGND V5IN DDR_DRVL Q8302 Q8303 3mm_open_5mil_m1m2 C
5 VTTREF DRVL 11

1
REFIN

PGND
18 M_VREF

GND1
IRFHS8342TRPBF IRFHS8342TRPBF

VREF
(Max:10A)

1
C8304 2 5 6 2 5 6 R8302 JP8304
0.22UF/25V D D 2.2Ohm 1 2
vx_c0603_small vx_r0603_h28_small 1 2
U8300A

6
7
8
9
10
10% TPS51216RUKR 3 G 3 G 5% 3mm_open_5mil_m1m2

1
GND_TPS51216 F=300KHz

SHORT_PIN
2 1 +

1
DDR_REF CE8301 C8308
S S

JP8302
D8300 C8307 330UF/2.5V 1UF/6.3V
1.2V/0.1A 1500PF/50V vx_c7343d_h79 vx_c0402_small
Close Pin 6

2
vx_sod323_h37 vx_c0603_small 1BV080000015 10%

2
DDR_REFIN
1
1 2 1 2 S3 C8305 10%

VDDQSNS

2
82,84,85,91,93 SUSB#_PWR

1
SR8302 R8305 0.1UF/25V

2
39KOhm R8300 vx_c0402_small
1

1 2 vx_r0402_small C8314 10KOhm 10%

VDDQSNS
91,93 SUSC#_PWR 1% 0.1UF/25V 1%
R8307 vx_c0402_small SR8303 U8300B
2

2
0Ohm 10% GND_TPS51216 R0603 TPS51216RUKR
vx_r0402_small 1 2 22
@ GND3
23
GND4
2 1 1
R8301

1
B D8301 @ 56.2KOHM C8306 GND_TPS51216 B
1.2V/0.1A 1% 0.01UF/25V
vx_sod323_h37 vx_c0402_small
2

2
1 2 S5 10%

R8306
10KOhm
1

vx_r0402_small C8315
1% 0.1UF/25V
vx_c0402_small
2

10%

GND_TPS51216

T8317 T8316 T8312


TPC28T TPC28T TPC28T
T8308 T8310 T8305
TPC28T TPC28T TPC28T
1

+1.5VO
1

T8314 T8313 T8309


EN/DEM Function TPC28T TPC28T TPC28T
A A

<Variant Name>
1

VDD Diode-emulation +1.5V


T8315 T8311 T8306
T8301 T8303
TPC28T TPC28T
TPC28T TPC28T TPC28T
Title : POWER_DDR & VTT
GND CCM
Engineer: Steven Kuo
1

1
1

+0.75VS Size Project Name Rev


Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 83 of 94
5 4 3 2 1
5 4 3 2 1

D D

2
D8400
@ 1.2V/0.1A
1
1.8VS POWER SUPPLY
+5VSUS
2 1
82,83,85,91,93 SUSB#_PWR

2
SR8400 C8400 @ (Input current:0.79A)
R0402 0.1UF/25V 10%

2
JP8402

2
+1.8VO 1MM_OPEN_M1M2

1
@
(Max:1.45A)

1
C U8400 C

L8400 +1.8VS_EN 1 6 +1.8VS_FB


JP8400 1UH EN FB +1.8VS_PWRGD
2 GND PG 5
1 2 1 2 +1.8VS_LX 3 4 +1.8VS_PWRGD 92
+1.8VS 1 2 LX IN
1MM_OPEN_M1M2 Irat=3.2A SY8065ABC R8400 R1 1%

1
@ 267KOhm C8403
(OCP=1.8A) 1 2 1 2 10UF/6.3V

2
1

JP8401 1 2 20%
C8401 SHORT_PIN
22UF/6.3V C8402 5%
2

1
20% Frequency:1.5MHz 39PF/50V
R8401
Vout=0.6(1+(R1/R2)) R2 133KOhm

1%

2
B B

T8400 T8401 T8402 T8403


1

+1.8VO

A A
<Variant Name>

Title : POWER_1.8VS
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 84 of 94
5 4 3 2 1
5 4 3 2 1

VCCSA POWER SUPPLY


2 1

D8500 @
1.2V/0.1A +5VSUS
1 2 VCCSA_EN
D 82,83,84,91,93 SUSB#_PWR D
R8505
39KOhm

1
1% C8516

VCCSA_PWRGD
0.1UF/25V

+VCCSA_SEL1
+VCCSA_SEL0
10% SP8502

VCCSA_V5D
VCCSA_V5F
2

VCCSA_EN
R8504 2 1
470KOhm
@ R0402
1 2

C8510

1
C8512 SR8501 0.1UF/25V
SP8504 2 1 R0402 1UF/6.3V C8511 R0603 JP8501

18
17
16
15
14
13

VCCSA_BST
7 VCCSA_SEL0 SP8503 2 1 R0402 10% 2.2UF/6.3V 1 2 1 2 L8500 1 2

2
7 VCCSA_SEL1 10% 0.47UH 1 2

VID1
VID0
V5DRV
V5FILT
PGOOD

EN
92 +VCCSA_PWRGD Irat=17.5A T8507 T8505 T8503 3MM_OPEN_5MIL
TPC28TTPC28TTPC28T @
19 12 CYNTEC/PCMC063T-R47MN JP8500
PGND1 BST
C 20 11 1 2 1 1 2 2 +VCCSA C

1
PGND2 SW 5

1
JP8504 C8513 C8514 C8515 @ 21 10
PGND3 SW 4

1
2MM_OPEN_5MIL 10UF/6.3V 10UF/6.3V 0.1UF/25V 22 9 3MM_OPEN_5MIL
20% VIN1 SW 3 R8503 @ @
23 8 (Max:6A)

2
VIN2 SW 2

2
1 2 10% 24 7 VCCSA_SW 2.2Ohm C8505 C8506 C8507 C8508
+3VSUS 1 2
25
VIN3
GND1
SW 1 5% 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V

COMP

MODE
SLEW
VOUT
VREF
20% @ 20%

GND

2
Iput current:1.64A)
R8506

1
U8500A C8504 @ 100Ohm

1
2
VCCSA_COMP 3
VCCSA_SLEW 4
5
VCCSA_VOUT 6
TPS51461RGER 1500PF/50V
10% 1%

1
C8502 F=1MHz R8502
+VCCSA_SEL0 +VCCSA_SEL1 VCCSA 0.22UF/25V 0Ohm @
VCCSA_MODE
1 2 SGND_VCCSA R8500
L L 0.9V SGND_VCCSA 10%
VCCSA_SENSE 7
JP8502 1 2 VCCSA_REF 2 1
U8500B
L H 0.8V SHORT_PIN
2 1 29 C8501 1Ohm 1%
GND4
H L 0.725V 28 GND3
3300PF/25V

2
B B
JP8503 27 C8503
GND2
H H 0.675V SHORT_PIN 26 GND1
10% 0.01UF/25V
2 1 1 2 10%

1
TPS51461RGER
06V070000016 1 2

SGND_VCCSA R8501 SGND_VCCSA


5.1KOhm T8509 T8508 T8504 T8510 T8506 T8502
1% TPC28T TPC28T TPC28T TPC28T TPC28T TPC28T

1
+VCCSA

<Variant Name>
A A

Title : POWER_VCCSA
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 85 of 94
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

<Variant Name>

Title : POWER_
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 86 of 94
5 4 3 2 1
5 4 3 2 1

VGA_CORE POWER SUPPLY VID Set 0.9V


VGA_DPRSLPVR
R8790
+3VS_VGA

2 1
T8708

1
R8761 2 1 1KOhm DSC_@ 5%VR_VID_6 R8767 2 1 1KOhm @ 1KOhm @ VGA_DPRSLPVR VGA_PSI# VO_action

1
T8709
T8715 R8793
R8774 2 1 1KOhm @ VR_VID_5 R8768 2 1 1KOhm DSC_@ 1KOhm L L 1 Phase CCM

1
T8710 DSC_@
R8764 2 1 1KOhm @ 5% VR_VID_4 R8781 2 1 1KOhm DSC_@ H L 1 Phase DE

2
T8711 R8791
R8763 2 1 1KOhm DSC_@ 5%VR_VID_3 R8770 2 1 1KOhm @ 1KOhm L H 2 Phase CCM
+3VS_VGA

1
T8712 DSC_@
R8765 1 1KOhm DSC_@ VR_VID_2 R8762 1 1KOhm @ VGA_PSI#
2 2 1 2 H H 1 Phase DE

1
T8713

1
R8786 2 1 1KOhm DSC_@ VR_VID_1 R8771 2 1 1KOhm @

1
T8714 R8792
74 VR_VID_0
D R8766 2 1 1KOhm DSC_@ VR_VID_0 R8769 2 1 1KOhm @ 1KOhm D
74 VR_VID_1

1
74 VR_VID_2 @
74 VR_VID_3

2
74 VR_VID_4
74 VR_VID_5 AC_BAT_SYS
VID Set

OCP:60A

VR_VID_6
VR_VID_5
VR_VID_4
VR_VID_3
VR_VID_2
VR_VID_1
VR_VID_0

1
C8709 C8727 C8724 C8732
EDP=50A

5 D
6
7
8

5 D
6
7
8
Q8701 C8710 10UF/25V 10UF/25V 0.1UF/25V 10UF/25V
RMW150N03FUB 1000PF/50V 10% DSC_@ 10% DSC_@
+VGA_VCORE

2
DSC_@ DSC_@ 10% @ 10%
DSC_@ +VGA_VCORE_O

S
G

G
D8701 Q8710

4
3
2
1

4
3
2
1
1.2V/0.1A RMW150N03FUB T8704
91,93 DGPU_EN_PWR GT_@ T8705 T8706 T8707
DSC_@
2 1 L8702 TPC28T TPC28TTPC28TTPC28T JP8708
+1.05VS 0.36UH 3MM_OPEN_5MIL

1
C8730 1 2 +VGA_VCORE_O 1 2

1
0.1UF/25V 1 2
2

1 2 Irat=60A JP8709

2
R8733 10% DSC_@ DCR = 1.3m OHM 3MM_OPEN_5MIL
499Ohm R8738 R8712 DSC_@ 1 2
1 2

1
330KOhm 2.2Ohm + CE8702
@

VGA_VRON
1% 5% @ JP8706 JP8702 470UF/2V JP8710
1

5 D
6
7
8

5 D
6
7
8
SR8704 DSC_@ Q8709 SHORT_PIN SHORT_PIN DSC_@ 3MM_OPEN_5MIL

1 1
1 2 VGA_HOT#_ RMW200N03FUB 1 2
47 VGA_HOT#

2
DSC_@ C8728 1 2
R0402 VGA_DPRSLPVR 1500PF/50V JP8711

S
74 VGA_DPRSLPVR

1
G

G
10% @ R8711 3MM_OPEN_5MIL
25,91,92 DGPU_PWROK

2
10KOhm 1 2

4
3
2
1

4
3
2
1
SR8701 1 1 2
2 R0402 Q8702
SGND_VGA RMW200N03FUB VGA_ISEN2 2 1% DSC_@ JP8712

41
40
39
38
37
36
35
34
33
32
31
1
2 1 C8708 GT_@ R8708 3MM_OPEN_5MIL
VGA_PSI# R8701 0.22UF/25V R8732 0Ohm 1 2

CLK_EN#

VID6
VID5
VID4
VID3
VID2
VID1
VID0
GND

DPRSLPVR
VR_ON
C8734 2.2Ohm 10% DSC_@ 3.65KOhm vx_r0402_small 1 2
0.01UF/16V SGND_VGA R8726 5% DSC_@ @ JP8713
10% @ 147KOhm 1 30 VGA_BOOT2 1 2 1 2 VGA_VSUM+ 2 1% DSC_@
1 2 1 VGA_ISEN1 3MM_OPEN_5MIL
C PGOOD BOOT2 VGA_UGATE2 C
DSC_@ 2
PSI# UGATE2
29 1
1 2
2
1 2 VGA_RBIAS 3 28 VGA_PHASE2 R8717
RBIAS PHASE2 1Ohm
4 27
VR_TT# U8700A VSSP2 VGA_LGATE2
2 1 2 1 5 26
NTC LGATE2
SGND_VGA VGA_VW 6 ISL62882CHRTZ-T 25 VGA_VCCP1 2 R8720 0Ohm VGA_VSUM- 2 1% DSC_@
1 AC_BAT_SYS
R8736 R8734 VGA_COMP 7
VW DSC_@ VCCP
24 DSC_@ +5VS
4.02KOhm 470KOHM VGA_FB COMP LGATE1b VGA_LGATE1a
8 23
VGA_FB2 FB LGATE1a
@ @ 9 22
+5VS
1

FB2 VSSP1
R8703 C8723 1 2VGA_ISEN2 10 21 VGA_PHASE1

UGATE1
8.06KOhm 1000PF/50V ISEN2 PHASE1

BOOT1
ISUM+
ISEN1

1
ISUM-
VSEN

IMON
R8755 VDD C8722
RTN
2

5
1% 10% 0Ohm C8706 VIN 4.7UF/6.3V
DSC_@ DSC_@

1
@ 0.22UF/25V C8731 C8720 C8703 C8733
2

5 D
6
7
8

5 D
6
7
8
10% DSC_@ Q8703 C8735 0.1UF/25V 10UF/25V 10UF/25V 10UF/25V
2

11
12
13
14
15
VGA_VDD 16
VGA_VIN 17
18
VGA_BOOT1 19
20
10% DSC_@ RMW150N03FUB 1000PF/50V 10%

2
R8713 C8717 VGA_VSUM- 1 2 VGA_ISEN1 DSC_@ DSC_@ @ 10% DSC_@ 10% DSC_@ 10% DSC_@
VGA_RTN
VGA_VSEN

4.02KOhm 22PF/50V Q8708

S
G

G
vx_r0402_small C8721 VGA_UGATE1 RMW150N03FUB
1% @ 5% DSC_@ DSC_@ 0.22UF/25V GT_@

4
3
2
1

4
3
2
1
2 1 1 2 1 2 2 1 10% DSC_@
R8702 C8712 T8700 T8701 T8702 T8703
R8710 R8737 C8725 2.2Ohm 0.22UF/25V L8701 TPC28T TPC28T TPC28TTPC28T
SGND_VGA 324KOHM 562Ohm 390PF/50V 5% DSC_@ 10% DSC_@ 0.36UH
1% DSC_@ DSC_@ 1 2 1 2 1 2

1
VGA_FB2 1 2 2 1 1 2 0.01 1 2 MLCC/+/-10%
Irat=60A

2
C8719 C8726 R8704 2 R8727 1 DCR = 1.3m OHM
+5VS

5
22PF/50V 150PF/50V 2.87KOhm DSC_@ 1KOhm R8730 DSC_@
1

2
5% DSC_@ 2.2Ohm
70 NVDD_SENSE

5 D
6
7
8

5 D
6
7
8
5% DSC_@ 5% DSC_@ C8711 R8728 Q8704 5% @ JP8705
1

R8772 330PF/50V 1KOhm RMW200N03FUB SHORT_PIN

1
+VGA_VCORE 10Ohm 5% @ DSC_@ +
2 1% 1 10% DSC_@ Q8707 R8719 JP8701 CE8701

S
2

2
1

G
C8715 RMW200N03FUB 10KOhm SHORT_PIN 470UF/2V

1
1
330PF/50V GT_@ C8714 DSC_@

4
3
2
1

4
3
2
1

2
DSC_@ SGND_VGA 1 2 1500PF/50V 1% DSC_@ R8714
AC_BAT_SYS
2
1

C8716 10% DSC_@ VGA_ISEN1 2 1 0Ohm

2
SGND_VGA 1000PF/50V R8735 10% vx_r0402_small
DSC_@ 0Ohm @ R8723 @
2

10% C8718 DSC_@ 3.65KOhm 2 1VGA_ISEN2


70 NVDD_GND_SENSE
0.22UF/25V
R8731 vx_c0603_small 2 1%
VGA_VSUM+ DSC_@
1
2

B 10Ohm 10% DSC_@ B


2 1% 1 R8707
1Ohm
DSC_@
C8704 VGA_VSUM- 2 1% DSC_@
1
2

1UF/25V SGND_VGA
VGA_VSUM+
10% DSC_@
1

1 2
+5VS
2

R8715 R8721 R8724


2.61KOhm 80.6Ohm 1Ohm
2

R8703=(Period(us)-0.29)*2.65 @ DSC_@
1

1% DSC_@ R8716 C8729 C8701 1%


Period(us)=1/300KHz
1

11KOhm 0.22UF/25V 0.047UF/10V


2

2
2

1% DSC_@ 10% DSC_@ 10% @ C8713


1

R8729 0.01UF/16V
10KOhm 10% @
2

R8706 Setting OCP


3% DSC_@
1

VGA_VSUM- 1 2

R8706
1

C8705 1.5KOhm
0.1UF/25V 1%
DSC_@
2

10% DSC_@

SGND_VGA

U8700B JP8703
42 45 1 2
GND1GND4
A A
SHORT_PIN
43 44
GND2GND3

ISL62882CHRTZ-T
DSC_@

SGND_VGA

<Variant Name>

Title : POWER_VGACORE
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.2
Date: Friday, February 03, 2012 Sheet 87 of 99
5 4 3 2 1
5 4 3 2 1

BATTERY CHARGER

Q8802
IRFHS8342TRPBF
D 07V040000087 D
Q8806
8 1

6 5 2
8 1 7 R8808 7 2 JP8800
7 2 6 S 3 3MM_OPEN_5MIL
6 S 3 4 1 1 2 AC_BAT_SYS 5 5 D 4 BAT 1 2 BAT_CON
5 D 1 2 BAT_CON

S
5 4

D
63 A/D_DOCK_IN G

G
G 10mOhm
SIR472DP-T1-GE3

2
A/D_DOCK_IN Q8800 BAT_GATE JP8801
2

SIR472DP-T1-GE3 C8803 SR8805 SR8804 C8828 C8813 3MM_OPEN_5MIL

3
1

2
R8801 0.1UF/25V R0402 R0402 1500PF/50V 1500PF/50V 1 2

1
1 2

2
2.2Ohm C8802 @ @ R8818 @
2200PF/50V C8816 4.02KOhm

2
0.01UF/25V
1

1
C8806
1

2
C8801 1 2 T8800 T8801 TPC28T T8803

2
2.2UF/25V R8806 5% TPC28T TPC28T T8802 TPC28T

2
MLCC/+/-10% 4.7KOhm C8814 0.1UF/25V
2

2
0.1UF/25V C8805 BAT_CON

1
R8802 5% 0.1UF/25V

1
REF 4.7KOhm

AC_BAT_SYS T8804 T8805 TPC28T T8807

1
TPC28T TPC28T T8806 TPC28T
2

R8803 AC_BAT_SYS BAT

1
2

432KOhm ACDRV
R8813 1%
10KOhm Q8804 T8808 T8809 TPC28T T8811
1

1
IRFHS8342TRPBF C8822 C8817 C8818 C8823 TPC28T TPC28T T8810 TPC28T
AC_IN_OC 30,74

1
2 5 6 10UF/25V 10UF/25V 0.1UF/25V
1

D 10% 10% 10% @

1
1000PF/50V
3 G

C C
S
U8800A
AD_IINP 30 BQ24725ARGRR

7
2

5
4
3
2
1
2

1
C8820

CMSRC

ACN
ACOK
ACDRV

ACP
R8804 C8825 @ R8814 100PF/50V C8819

1
68KOhm 100PF/50V 12.1KOhm 1UF/25V
1

2
1% 21
GND2 VCC L8800 R8810
6 20
1

ACDET VCC BAT


+3VA 7
IOUT PHASE
19 1 2 1 2
BAT
30,63 SMB0_DAT 1 2 8 18
SDA HIDRV

1
9 17 1 2 2 1 Q8805 4.7UH 10mOhm
SCL BTST

1
SR8803 2 5 6 IRFHS8342TRPBF R8805 Irat=5.5A
10 16
ILIM REGN
2

1
R0402 SR8801 C8810 10% D 2.2Ohm C8811 10% C8812 10% C8815

BATDRV

3
R8815 1 2 R0603 0.047UF/16V @ 10UF/25V 10UF/25V 10UF/25V

LODRV
30,63 SMB0_CLK

1
GND1
560KOhm C8824 3 G 10%

SRN
SRP

2
5% SR8802 1UF/25V
D8801 C8807
R8817 R0402 D8800
1

2
S

1
1 10OHM 0.8V/0.2mA 1 2

11
12
13
14
15
3 1 2 VCC C8804

2
BAT 2 REF 1500PF/50V 0.1UF/25V

@
R8809 10% C8808 R8811 R8812 C8809
2

BAT_GATE 2 1 0.1UF/25V 10Ohm 10Ohm 0.1UF/25V

1
0.8V/0.2mA
1

R8816 C8821
150KOhm 0.01UF/25V 4.7KOhm

2
1% @ @
2
1

U8800B
1 2 22
GND3
23
SR8800 GND4
24
R0603 GND5
25
GND6
B B
BQ24725ARGRR

A A

<Variant Name>

Title : POWER_CHARGER
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 88 of 15
5 4 3 2 1
5 4 3 2 1

D D

C C

B B

<Variant Name>
A A
Title : POWER_N/A
Engineer:
Size Project Name Rev
A 1.1
Date: Friday, February 03, 2012 Sheet 89 of 99
5 4 3 2 1
5 4 3 2 1

P.90

D D

BATTERY IN DETECT

63 TS1# 2 1 BAT1_IN_OC# 30

JP9024
SHORT_PIN

C C

B B

A A

<Variant Name>

Title : POWER_DETECT
Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 90 of 99
5 4 3 2 1
5 4 3 2 1

SUSB#_PWR POWER DSC#_PWR POWER(DGPU)


T9117 T9116
Q9106 TPC28T TPC28T
IRFHS8342TRPBF Q9115
8 1 +1.05VS_VGA

1 1

1
T9101 T9127 7 2

2 5 6
TPC28T TPC28T 6 S C9101 @
7
5 D
3
0.1UF/25V
(Max:5A)
+1.05VO 5 4
1 4 1 2 10%
+5VO +5VS G

1 1

2
SIR166DP-T1-GE3

S
D

1
C9107 DSC_@ C9119 R9113

G
0.1UF/25V
(Max:5.581A) 0.033UF/16V 47KOhm
D
10% 1% DSC_@ D

2
10% DSC_@
1 2 Q9114 T9115 T9132
Q9108 SSM3K315T TPC28T TPC28T

1
IRFHS8342TRPBF C9109 R9107
0.033UF/16V 47KOhm

2 S
+3VS_VGA

D
+3VO

1 1

1
10% 1% T9104 T9114

3
2 5 6

2
7 TPC28T TPC28T C9115 @ (Max:2A)

G
DSC_@ 0.1UF/25V

1
1 4 1 2 1 2 10%
+3VO +3VS

1 1

2
S
D

1
C9100 @ C9116 R9114 R9116 @

G
(Max:5.1505A)
0.1UF/25V 0.033UF/16V 22KOhm 0Ohm
10% 10% 1% DSC_@
3

2
DSC_@ T9118 T9133
1 2 TPC28T TPC28T
Q9103

1
C9104 R9108 8 1 +1.5VS_VGA

1 1

1
0.1UF/25V 47KOhm 7 2
10% 1% T9103 T9128 6 S 3 C9120 @ (Max:13A)

2
TPC28T TPC28T 5 5 D 4 0.1UF/25V
Q9109
+1.5VO 10%
G 1 2

2
2 S
+1.5VS SIR166DP-T1-GE3
D

+1.5VO

1 1

1
DSC_@ C9121 R9117
3

SSM3K315T C9108 @ 0.033UF/16V 22KOhm


(Max:0.667A)
G

0.1UF/25V 10% DSC_@ 1%DSC_@


1

2
10% T9107

2
TPC28T
1 2
+12VS_VGA

C
+12VSUS

1
1
C9111 R9105 T9130

4
3

1
0.1UF/25V 47KOhm TPC28T (Max:0.01A)

47K
R9115

B
10% 1% T9102 DGPU_PWROK 100KOhm
25,87,92 DGPU_PWROK

1
C TPC28T 1% C

B
47K

10K
47K
DSC_@

2
+12VS
E

+12VSUS

1
T9129
4

E
3

6
1
TPC28T (Max:0.01A) Q9113
47K

R9102 68@-5mA/Vceo=+/-50V
B

SUSB#_PWR 100KOhm DSC_@


1

1%
2

B
47K

10K
47K

+12VSUS 1 2

2
DSC_@ R9100
1

Q9105 100KOhm
68@-5mA/Vceo=+/-50V

3
1%
DSC_@
+5VSUS 1 2 5

SUSC#_PWR POWER Q9111B

4
R9101 UM6K1N
100KOhm DSC_@
T9124 T9113

6
Q9101 TPC28T TPC28T 1%
DSC_@
DGPU_EN_PWR 2
2 S

+5V
D

+5VO
1 1

1
Q9111A
3

1
SSM3K315T C9113 UM6K1N
(Max:3.04A)
G

0.1UF/25V
1

10%
2

1 2

USBCHG#_PWR POWER
1

C9105 R9110
0.033UF/16V 22KOhm
10% 1% T9126 T9100 JP9101
2

B Q9112 TPC28T TPC28T 3MM_OPEN_5MIL B


1 1 2 2
2 S

+3V
D

+3VO
1

1
3

SSM3K315T
(Max:2.1A)
G

C9106 @ T9139 T9141 T9140


1

2 5 6
0.1UF/25V 7 TPC26T TPC26T TPC26T
10%
2

1 2 +5VO 1 4 +5VSUS

1 1

1
S
D
1

1
C9110 R9109 C9128 @ C9127

G
0.1UF/25V 22KOhm 47PF/50V Q9116 @ 0.1UF/25V (Max:4.1A)
10% 1% vx_c0402_small IRFHS8342TRPBF vx_c0402_small
2

2
T9112 5% 10% @
TPC28T

+5VSUS_SW_R
+12V
E

+12VSUS
1

T9119
4
3

1
TPC28T (Max:0.01A) C9129 @ R9120 1 2
47K

R9103 0.1UF/25V 1KOhm


+12VSUS
B

SUSC#_PWR 100KOhm vx_c0402_small vx_r0402_small R9119


1

2
1% 10% 1% @ 100KOhm
2

B
47K

10K
47K

vx_r0402_small
2

3
1% @
1

Q9107 1 2 5
68@-5mA/Vceo=+/-50V
+5VA Q9117B

4
R9118 UM6K1N
100KOhm @
vx_r0402_small

6
1% @

30,63,81,93 VSUS_ON 2
Q9117A
A
SUSB#_PWR POWER Control SUSB#_PWR POWER Control A

1
UM6K1N
@
T9142 T9123
TPC28T TPC28T
SR9118 SR9120
22,24,30,63,92 SUSB_EC# 1 2 30,63 SUSC_EC# 1 2 DSC_VGA_PWR POWER Control <Variant Name>
1

T9136 T9134
TPC28T R0603(1KOhm) TPC28T R0603(1KOhm) T9135
R1.0 0103 TPC28T
SR9123
Title : POWER_LOAD SWITCH
82,83,84,85,93 SUSB#_PWR 83,93 SUSC#_PWR
1

24 VGA_PWRON 1 2 Engineer: Steven Kuo


1

T9149
TPC28T R0603(1KOhm) Size Project Name Rev
Custom VA70 1.0
87,93 DGPU_EN_PWR
1

Date: Friday, February 03, 2012 Sheet 91 of 94


5 4 3 2 1
5 4 3 2 1

+3VS

POWER GOOD DETECTER

1
R9205
100KOhm
1%

2
D D

T9202
TPC28T +3VSUS

83 DDR_PWRGD 1 2 1 A 5
1

VCC
T9204 T9200
TPC28T SR9200 2 B TPC28T
R0402
84 +1.8VS_PWRGD 1 2 3 GND 4 ALL_SYSTEM_PWRGD 30
1

1
T9209 Y
R1.0 0105 TPC28T R9210 U9200 @
0Ohm Vcc=2~5.5
85 +VCCSA_PWRGD 1 2 1 2 1 2 PM_PWROK 22,30
1

R9212 SR9203 R9202 @


0Ohm R0402 0Ohm
C C
T9207
TPC28T

25,87,91 DGPU_PWROK 1 2
1

+3VSUS
+3VS R9217
0Ohm
@
1

R9209
1

T9210 100KOhm
TPC28T 1% R9206
D9203 1.2V/0.1A 100KOhm
2

2 1 1%
82 +1.05VS_PWRGD
1

T9206
2

TPC28T R9207 @
1 2
0Ohm 2 1
30,81 SUS_PWRGD
1

D9201
1.2V/0.1A

B B

1 2 DELAY_VR_AND_ALL_SYS 22
SR9202
R0402 T9201
TPC28T

+3VS SUSB_EC#
22,24,30,63,91 SUSB_EC# FORCE_OFF# 47,81

1
check
R9200/SR9207 switch
1

1
80 VGFX_PWRGD 1 2 R9204 R9201
1.91KOhm D9200 560KOhm
R9203 @ T9208 1% 1.2V/0.1A 5%

3
0Ohm TPC28T +3VSUS
2

2
30,80 VRM_PWRGD 1 A 5 5
1

VCC
A Q9200B A

4
6

1 2 ALL_SYSTEM_PWRGD 2 B UM6K1N
<Variant Name>
1

Q9200A C9200
D9202 3 GND 4 2 UM6K1N 4.7UF/6.3V
1.2V/0.1A Y 10% Title : POWER_PROTECT
1

U9201 @
Vcc=2~5.5 Engineer: Steven Kuo
Size Project Name Rev
Custom VA70 1.0
Date: Friday, February 03, 2012 Sheet 92 of 94
5 4 3 2 1
5 4 3 2 1

FOR POWER TEST


AC_BAT_SYS AC_BAT_SYS 37,55,80,81,82,83,87,88

BAT_CON BAT_CON 63,88


T9300
D JP9300 @ TPC28T D

+5VA SGL_JUMP
+5VA 30,42,61,66,81,91
+3VA 1 1 2 2 CPU_VRON_PWR 80

1
+3VA +3VA 20,27,30,48,63,65,81,88
T9301
JP9301 @ TPC28T
SGL_JUMP
1 1 2 2 SUSB#_PWR 82,83,84,85,91

1
+5VO +5VO 61,81,91
T9302
+3VO JP9302 @ TPC28T
+3VO 55,81,91
SGL_JUMP
+1.8VO +1.8VO 84 1 1 2 2 SUSC#_PWR 83,91

1
+1.5VO +1.5VO 83,91 T9303
JP9303 @ TPC28T
+1.05VO +1.05VO 82,91 SGL_JUMP
1 1 2 2 VSUS_ON 30,63,81,91

1
+12VSUS T9304
+12VSUS 22,28,60,81,91
JP9304 @ TPC28T
+5VSUS SGL_JUMP
+5VSUS 22,27,30,60,61,63,65,66,82,83,84,85,91
C 1 1 2 2 DGPU_EN_PWR 87,91 C

1
+3VSUS +3VSUS 4,22,24,27,28,30,33,65,81,85,92

+12V +12V 91

+5V +5V 51,63,91

+3V +3V 4,24,37,51,63,65,91

+1.5V +1.5V 5,7,16,51,63,83

+12VS +12VS 28,39,41,91

+5VS +5VS 27,30,38,39,41,42,48,49,60,63,66,80,87,91

+3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92

+1.8VS +1.8VS 7,25,26,63,84

+1.5VS +1.5VS 26,53,55,63,91


B B
+1.05VS +1.05VS 26,27,63,80,82,87

+0.75VS +0.75VS 16,17,63,83

+VCCSA +VCCSA 7,85

+VCCP +VCCP 3,4,6,7,25,26,27,37,47,63,82

+12VS_VGA +12VS_VGA 91

+3VS_VGA +3VS_VGA 63,70,72,74,75,87,91

+1.5VS_VGA +1.5VS_VGA 63,71,75,76,77,91

+1.05VS_VGA +1.05VS_VGA 63,70,71,72,91

+VGA_VCORE +VGA_VCORE 63,75,87

A +VGFX_CORE +VGFX_CORE 7,63,80 A


<Variant Name>
+VCORE +VCORE 6,63,80

Title : POWER_SIGNAL
Engineer: Steven Kuo
Size Project Name Rev
Custom A35 1.0
Date: Friday, February 03, 2012 Sheet 93 of 94
5 4 3 2 1
www.s-manuals.com

You might also like