a) collection of programs that manages hardware resources
b) system service provider to the application programs c) link to interface the hardware and application programs d) all of the mentioned 2. To access the services of operating system, the interface is provided by the ___________ a) System calls b) API c) Library d) Assembly instructions 3. What is inter process communication? a) communication within the process b) communication between two process c) communication between two threads of same process d) none of the mentioned 4. The address of the next instruction to be executed by the current process is provided by the __________ a) CPU registers b) Program counter c) Process stack d) Pipe 5. The number of processes completed per unit time is known as __________ a) Output b) Throughput c) Efficiency d) Capacity 6. What is a long-term scheduler? a) It selects which process has to be brought into the ready queue b) It selects which process has to be executed next and allocates CPU c) It selects which process to remove from memory by swapping d) None of the mentioned 7. Which one of the following is a synchronization tool? a) thread b) pipe c) semaphore d) socket 8. The interval from the time of submission of a process to the time of completion is termed as ____________ a) waiting time b) turnaround time c) response time d) throughput 9. Which of the following condition is required for a deadlock to be possible? a) mutual exclusion b) a process may hold allocated resources while awaiting assignment of other resources c) no resource can be forcibly removed from a process holding it d) all of the mentioned 10. The Banker’s algorithm is _____________ than the resource allocation graph algorithm. a) less efficient b) more efficient c) equal d) none of the mentioned 11. The wait-for graph is a deadlock detection algorithm that is applicable when ____________ a) all resources have a single instance b) all resources have multiple instances c) all resources have a single 7 multiple instances d) all of the mentioned 12. Binding of instructions and data to memory addresses can be done at ____________ a) Compile time b) Load time c) Execution time d) All of the mentioned 13. The address generated by the CPU is referred to as ____________ a) Physical address b) Logical address c) Neither physical nor logical d) None of the mentioned 14. The run time mapping from virtual to physical addresses is done by a hardware device called the ____________ a) Virtual to physical mapper b) Memory management unit c) Memory mapping unit d) None of the mentioned 15. Physical memory is broken into fixed-sized blocks called ________ a) frames b) pages c) backing store d) none of the mentioned