‘

SmartScope
Schematics
Dec rev 1.1

Contents
P2 TopLevel
P3 USB Controller
P4 FPGA
P5 SDRAM
P6 AUX Connector
P7 DAC
P8 ADC
P9 Power management
 1 2 3 4 5 6 7 8

C22 1n5F_35V
0402
U2
C23
0 R25
Signal
1 100R
Shield D1V2_SSR 1uF_35V 0402
BNC Jack 0402 J1 DNF J2
R26 DNF
AGND 200R U3 1
A 1 3 Fiducial 1mm A
0402 Anode
A
Anode T2
DivStageOutputA J5
2 4 ProbeHole DNF
Cathode T1
U_AnalogStage J3 DNF
Relay SSR CPC1125N AnalogStage.SchDoc Fiducial 1mm
D Q3 1 J6
G NMOS lowR DMN2075U DNF
AnalogSig

Div1_Off_Drive
Div1_On_Drive
S AGND ProbeHole Fiducial 1mm

Div10100_out
J4 U_OpampStage

Div-10-100
2 3 OpampStage.SchDoc

Div1_Off
Div1_out

Div1_On
1 4 AGND
OpampInput
5V_Relays U4
JMP 2x2 1 12 A_YPos
Coil1+ Coil1- YPos OpampOutput
DNF
3 10 A_Mult1
Switch1_A Switch2_A Mult1
AGND 4 9 A_Mult2
Switch1_T Switch2_T Mult2
5 8 A_Div1_On U_ADC
Switch1_B Switch2_B
5V_Relays A_Div-10-100 ADC.SchDoc
6 7 A_Div1_Off A_OpaOut
Coil2+ Coil2- InA DORB
Relay DualLatching EE2
DataA[0..7]
DCLKA
C24 DORA

CLK+
SCLK
DSIN
U5 U_OpampStageB B_OpaOut
InB

CS
C25 1n5F_35V OpampStageB.SchDoc
B 0 R27
0402 DivStageOutputB B
Signal OpampInput
100R U_AnalogStage
1 D1V2_SSR 1uF_35V AnalogStage.SchDoc B_YPos
Shield

OpaB_EN
0402 YPos OpampOutput
BNC Jack 0402
R28 B_Mult1
AnalogSig Mult1
AGND 200R Relay SSR CPC1125N B_Mult2
Mult2

Div1_Off_Drive
U6

Div1_On_Drive
0402

Div10100_out
1 3
Anode
A
Ano de T2

Div-10-100
Div1_Off
Div1_out

Div1_On
2 4
Cathode T1
D Q4
G NMOS lowR DMN2075U

AGND U7 5V_Relays
7 6
Coil2- Coil2+
8 5
Switch2_B Switch1_B
9 4
Switch2_T Switch1_T
10 3
Switch2_A Switch1_A
5V_Relays
12 1
Coil1- Coil1+
Relay DualLatching EE2
C CS C
A_RelayTest DSIN

B_Mult1
B_Mult2
A_YPos
A_Mult1
A_Mult2

B_YPos

OpaB_EN
A_Div-10-100 SCLK
A_Div1
A_DC CLK+
DORA
DCLKA
B_RelayTest DATAA[0..7]
B_RelayTest DataA[0..7]
B_Div-10-100 U_FPGA_IOs
B_Div-10-100
B_Div1 FPGA_IOs.SchDoc

SDRAM_DQ[0..15]
B_Div1

SDRAM_A[0..14]
B_DC DOUT_3V_5V
DONE DIGI_IN_OE
DIGI_OUT[0..3]
PROG_B DIGI_OUT[0..3]

RAM#CAS
RAM#RAS
RAM#WE

RAMCLK
FullPower

RAM#CS
CCLK

VNegEn
D5V_USB L1 C26 DIN EXT_TRIG
MainClk Trigger_PWM
Ferrite bead DIN_AWG[0..7] U_AUX_Connector
100nF AGND PICRDY DIN_AWG[0..7]
0603 U_PIC_USB AUX_Connector.SchDoc
0402 DONE PICDATA[0..7]
240R PIC_USB.SchDoc
PROG_B
D- SCL DigOut_VSelect
SDA DIGI_IN_OE
D+ MainClk DIGI_OUT[0..3]
PicRDY
PICDATA[0..7]
ID PICDATA[0..7] EXT_TRIG
Trigger_PWM
SDRAM_A[0..14]
DIN_AWG[0..7]
1
2
3
4

SDRAM_DQ[0..15]
6
ID U_PowerGen
Vbus
D-

GND
D+

D 5 PowerGen.SchDoc D
Shield
RAM#WE
VNegEn SDRAM_DQ[0..15] RAM#CAS
AGND
J7 FullPower SDRAM_A[0..14] RAM#RAS
U_SDRAM Title
miniB RAM#CS
SDRAM.SchDoc SmartScope - TopLevel
RAMCLK
Size Number Revision
V3.7
A3
Date: 9/02/2015 Sheet of
File: E:\Scope\..\TopLevel.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8
 1 2 3 4 5 6 7 8

A A

Clock generation

D3V3_FPGA MainClk
L2

Ferrite bead R56

U12 51R
240R C69 1 4
0603 EN Vdd 0402
100nF
0402 2 3
GND OUT

1
AGND Osc 48MHz 3.3V ASDMB AGND Diode Dual ESD ESD9B
D9
R57
51R
0402

2
L3
D+

D-
Choke 90ohm 400mA 0.3ohm

1
D10
B D3V3_USB B
Diode Dual ESD ESD9B
D3V3_USB

2
R58 R59 R60
10K 1K 1K AGND
U13
1 19 0402 0402 0402
VDD RA0/D+/PGD
R61 C71 18
RA1/D-/PGC
DNF 20 4
VSS RA3/MCLR/VPP
0402 3
DNF AGND RA4/AN3/OSC2/CLKOUT DONE
PICDATA[0..7] 17 2
PICDATA[0..7] 0402 VUSB RA5/OSC1/CLKIN
PICDATA2 14 13
RC2/AN6/P1D/C12IN2-/CVREF/INT2
RB4/AN10/SDI/SDA SDA
PICDATA1 15 12
RC1/AN5/C12IN1-/INT1/VREF- RB5/AN11/RX/DT PicRDY
PICDATA0 16 11
RC0/AN4/C12IN+/INT0/VREF+ RB6/SCK/SCL SCL
PICDATA4 6 10
RC4/P1B/C12OUT/SRQ RB7/TX/CK PROG_B
PICDATA5 5
RC5/CCP1/P1A/T0CKI
PICDATA7 9
RC7/AN9/SDO/T1OSCO
PICDATA3 7
RC3/AN7/P1C/C12IN3-/PGM
PICDATA6 8
RC6/AN8/SS/T13CKI/T1OSCI
ID
PIC18F14K50-I/SS

D3V3_USB

C C
C70 D3V3
100nF
0402 U14 DNF
1
Vpp
2
AGND Power
3
GND
4
ICSPDAT
5
ICSPCLOCK
6
T1G (NC)
ICSP Connector

AGND

D D

Title
SmartScope - USB Microcontroller
Size Number Revision
V3.7
A3
Date: 9/02/2015 Sheet of
File: E:\Scope\..\PIC_USB.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8
 1 2 3 4 5 6 7 8

DIN_AWG[0..7]

SDRAM_DQ[0..15]

SDRAM_A[0..14]

DIGI_OUT[0..3]

PICDATA[0..7]

DataA[0..7]
A A
J8
D3V3_FPGA
DONE 8 7
DIN 9 6 CCLK
D1V2_FPGA
PICDATA7 10 5 PICDATA6
PICDATA5 11 4 PICDATA4
D1V8_FPGA
PICDATA3 12 3 PICDATA2
PICDATA1 13 2 PICDATA0
14 1

JMP 2x7 AGND

DNF

SDRAM_DQ15
SDRAM_DQ14
SDRAM_DQ13

SDRAM_DQ12
SDRAM_DQ11

SDRAM_DQ10
SDRAM_DQ7
SDRAM_DQ6
SDRAM_DQ5
SDRAM_DQ4
SDRAM_DQ3
SDRAM_DQ2
SDRAM_DQ1

SDRAM_DQ0

SDRAM_DQ9

SDRAM_DQ8

SDRAM_A12
SDRAM_A11
SDRAM_A4
SDRAM_A5
SDRAM_A6
SDRAM_A7

SDRAM_A8
SDRAM_A9
RAMCLK
Sync1

TCK
TDI
33R
R36
51R

R37
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
TDI
IO_L1P_HSWAPEN_0
IO_L1N_VREF_0
IO_L2P_0

IO_L3P_0

IO_L4P_0

VCCO_0
IO_L34P_GCLK19_0

IO_L35P_GCLK17_0

IO_L36P_GCLK15_0

VCCO_0
IO_L37P_GCLK13_0

VCCO_0
IO_L62P_0

IO_L63N_SCP6_0

IO_L64N_SCP4_0

IO_L65N_SCP2_0

IO_L66N_SCP0_0
VCCINT
GND

GND

GND

TCK
IO_L2N_0

IO_L3N_0

IO_L4N_0

IO_L34N_GCLK18_0

IO_L35N_GCLK16_0

IO_L36N_GCLK14_0

IO_L37N_GCLK12_0

IO_L62N_VREF_0
IO_L63P_SCP7_0

IO_L64P_SCP5_0

IO_L65P_SCP3_0

IO_L66P_SCP1_0
VCCAUX
J9 D3V3_SDRAM
1 8
GPIO2 2 7 OpaB
AGND GPIO5 3 6 BMult1
GPIO4 4 5 BMult2
RAM#CS 1 108
IO_L83N_VR
IO_L83N_VREF_3
N_VREF_3 GND
G JMP 2x4
RAM#RAS 2 107 TMS
IO_L83P_3 TMS DNF
3 106 TDO
G
GND TDO
4 105 R38 51R CLK+
VCCO_3 IO_L1P_1
RAM#CAS 5 104 GPIO5
IO_L52N_3 IO_L1N_VREF_1
IO_L1N_VR
N_VREF_1 J10 D3V3_FPGA
RAM#WE 6 103
B IO_L52P_3 VCCO_1 1 8 5V B
FullPower R39 51R 7 102 DataA0
IO_L51N_3 IO_L32P_1 ADiv10100 2 7
SDRAM_A14 8 101 DataA1
IO_L51P_3 IO_L32N_1 AGND AMult2 3 6 GPIO3
Sync2 R40 51R 9 100 DataA2
IO_L50N_3 IO_L33P_1 AMult1 4 5 GPIO1
SDRAM_A13 10 99 DataA3
IO_L50P_3 IO_L33N_1
SDRAM_A0 11 98 DataA4
IO_L49N_3
IO_L4
L 9N_3 IO_L34P_1 JMP 2x4
SDRAM_A2 12 97 DataA5
IO_L49P_3
IO_L4
L 9P_3 IO_L34N_1 DNF
13 96
G
GND G
GND
SDRAM_A1 14 95 DataA6
IO_L44N_GCLK20_3
IO_L4
L 4N_GC
G LK2
L 0_3 U10 IO_L40P_GCLK11_1
IO_L4
L 0P_GCG LK1
L 1_1
PICDATA1 15 94 DataA7
IO_L44P_GCLK21_3
IO_L4
L 4P_GC
G LK2
L 1_3 IO_L40N_GCLK10_1
IO_L4
L 0N_GCG LK1
L 0_1
SDRAM_A10 16 Spartan XC6SLX4-2TQG144C 93 DORA
IO_L43N_GCLK22_IRDY2_3
IO_L4
L 3N_GC
G LK2
L 2_IRDY2
R _3 IO_L41P_GCLK9_IRDY1_1
IO_L4
L 1P_GCG LK9
L _IRDY1
R _1
SDRAM_A3 17 92 DCLKA
IO_L43P_GCLK23_3
IO_L4
L 3P_GC
G LK2
L 3_3 IO_L41N_GCLK8_1
IO_L4
L 1N_GCG LK8
L _1
18 91
VCCO_3 G
GND
19 90
VCCINT
I VCCAUX
VCCAU
AUX
20 89
VCCAUX
VCCAU
AUX VCCINT
I
PICDATA0 21 88 DSIN
IO_L42N_GCLK24_3
IO_L4
L 2N_GC
G LK2
L 4_3 IO_L42P_GCLK7_1
IO_L4
L 2P_GC
G LK7
L _1
PICDATA3 22 87 SCLK
IO_L42P_GCLK25_TRDY2_3
IO_L4
L 2P_GC
G LK2
L 5_TRDY
R 2_3 IO_L42N_GCLK6_TRDY1_1
IO_L4
L 2N_GCG LK6
L _TRDY1
TR _1
MainClk 23 86
IO_L41N_GCLK26_3
IO_L4
L 1N_GC
G LK2
L 6_3 VCCO_1
EXT_TRIG 24 85 CS
IO_L41P_GCLK27_3
IO_L4
L 1P_GC
G LK2
L 7_3 IO_L43P_GCLK5_1
IO_L4
L 3P_GC
G LK5
L _1 D3V3_SDRAM
25 84 GPIO4
G
GND IO_L43N_GCLK4_1
IO_L4
L 3N_GCG LK4
L _1
PICDATA2 26 83 A_RelayTest A_RelayTest
IO_L37N_3 IO_L45P_1
IO_L4
L 5P_1
PICDATA5 27 82 B_RelayTest B_RelayTest
IO_L37P_3 IO_L45N_1
IO_L4L 5N_1
28 81 A_DC A_DC

5
VCCINT
I IO_L46P_1
IO_L4
L 6P_1 DNF U9
PICDATA4 29 80 B_DC B_DC
IO_L36N_3 IO_L46N_1
IO_L4L 6N_1 JTAG connector Xilinx
DIN DIN 30 79 B_Div1 B_Div1

Vcc
IO_L36P_3 IO_L47P_1
IO_L4
L 7P_1 1 TMS
31 78 GPIO2 TMS
VCCO_3 IO_L47N_1
IO_L4L 7N_1 2 TCK

IO_L3P_D0_DIN_MISO_MISO1_2
PICDATA6 32 77 TCK

IO_L30N_GCLK0_USERCCLK_2

IO_L3N_MOSI_CSI_B_MISO0_2
IO_L2N_3
IO_L2
L N_3 G
GND 3 TDO
PICRDY 33 76 TDO
IO_L2P_3
IO_L2
L P_3 VCCO_1 4 TDI
IO_L48N_RDWR_B_VREF_2

GND
Trigger_PWM 34 75 A_Div1 A_Div1 TDI
IO_L1N_VREF_3
IO_L1N_VR
N_VREF_3 IO_L74P_AWAKE_1
IO_L74P_AW AWAKE_1
IO_L31N_GCLK30_D15_2

IO_L1N_M0_CMPMISO_2
IO_L31P_GCLK31_D14_2
DIGI_IN_OE 35 74 GPIO3

IO_L30P_GCLK1_D13_2
IO_L1P_3 IO_L74N_DOUT_BUSY_1
IO_L74N_DOU
N_ T_ US
T_B U Y_1

IO_L12N_D2_MISO3_2
36 73

IO_L12P_D1_MISO2_2

IO_L2N_CMPMOSI_2
VCCAUX
VCCAU
AUX SUSPEND
SUS
U PEND

IO_L2P_CMPCLK_2

6
IO_L65N_CSO_B_2
IO_L65P_INIT_B_2

IO_L1P_CCLK_2
IO_L14N_D12_2

IO_L13N_D10_2
PROGRAM_B_2

IO_L14P_D11_2
IO_L64N_D9_2

IO_L62N_D6_2

IO_L49N_D4_2

IO_L13P_M1_2
IO_L64P_D8_2

IO_L62P_D5_2

IO_L49P_D3_2

IO_L48P_D7_2

CMPCS_B_2
AGND
VCCAUX

DONE_2
VCCO_2

VCCO_2
VCCINT
GND

GND

GND
C C
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
D3V3_USB
R43
R44
4K7
DNF
0402
R45 0402
_YPosA

_YPosB

R46 R47
DIGI_OUT0
DIGI_OUT1
DIGI_OUT2
DIGI_OUT3

DIN_AWG7
DIN_AWG6
DIN_AWG5
DIN_AWG4
DIN_AWG3
DIN_AWG2

DIN_AWG1
DIN_AWG0

ADiv10100
OpaB
BMult2
GPIO1

BMult1

PICDATA7
AMult2

AMult1
CCLK DNF
0402 D3V3 D3V3

Sync2
Sync1
4K7 510R
0402 0402
R41 R42
1K 1K
A_Mult2

A_Mult1

DONE
PROG_B

DOUT_3V_5V
VNegEn
A_Div-10-100

B_Mult2

B_Div-10-100
B_Mult1
OpaB_EN

CCLK

5V 5V_micro
D8
2 1

DioSho CDBA120-G 1A AGND

1
2
3
4
6
ID

D-
D+
Vbus

GND
5
Shield
AGND
DataA[0..7]
AGND J11
PICDATA[0..7] microB

DIGI_OUT[0..3]

SDRAM_A[0..14]

SDRAM_DQ[0..15]

DIN_AWG[0..7]

D D

D3V3_FPGA D1V2_FPGA D1V8_FPGA

C51 C52 C53 C54 C55 C56 C57 C62 C58 C59 C60 C61 C63 C64 C65 C66 C67 C68 C47 C48 C49 C50
100nF 100nF 100nF 100nF 100nF 100nF 100nF 0805 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 0805 100nF 0805 100nF 100nF 100nF
0402 0402 0402 0402 0402 0402 0402 10uF 0402 0402 0402 0402 0402 0402 0402 0402 10uF 0402 10uF 0402 0402 0402
AGND AGND AGND
Title
SmartScope - FPGA
Size Number Revision
V3.7
A2
Date: 9/02/2015 Sheet of
File: E:\Scope\..\FPGA_IOs.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8
 1 2 3 4 5 6 7 8

A A

SDRAM_A[0..14]
SDRAM_A[0..14]
SDRAM_DQ[0..15]
SDRAM_DQ[0..15]

D3V3_SDRAM

U29

1 54
Vdd GND
SDRAM_DQ0 2 53 SDRAM_DQ15
DQ0 DQ15
3 52
B Vddq GNDq B
SDRAM_DQ1 4 51 SDRAM_DQ14
DQ1 DQ14
SDRAM_DQ2 5 50 SDRAM_DQ13
DQ2 DQ13
6 49
GNDq Vddq
SDRAM_DQ3 7 48 SDRAM_DQ12
DQ3 DQ12
SDRAM_DQ4 8 47 SDRAM_DQ11
DQ4 DQ11
9 46
Vddq GNDq
SDRAM_DQ5 10 45 SDRAM_DQ10
DQ5 DQ10
SDRAM_DQ6 11 44 SDRAM_DQ9
DQ6 DQ9
12 43
GNDq Vddq
SDRAM_DQ7 13 42 SDRAM_DQ8
DQ7 DQ8
14 41
RR1 Vdd GND
15 40
LDQM NC RR2
1K 16 39
RAM#WE WE# UDQM
0402 17 38 1K
RAM#CAS CAS# CLK RAMCLK RR3
18 37 0402
RAM#RAS RAS# CKE
19 36 SDRAM_A12
1K
RAM#CS CS# A12
SDRAM_A14 20 35 SDRAM_A11
0402
BA0 A11
SDRAM_A13 21 34 SDRAM_A9
BA1 A9
SDRAM_A10 22 33 SDRAM_A8
A10 A8
SDRAM_A0 23 32 SDRAM_A7
A0 A7
SDRAM_A1 24 31 SDRAM_A6
A1 A6
SDRAM_A2 25 30 SDRAM_A5
A2 A5
SDRAM_A3 26 29 SDRAM_A4
A3 A4
27 28
Vdd GND

RAM SDRAM 64MBit AS4C4M16S

C C

AGND
D3V3_SDRAM

CC1 CC2 C122 CC3 CC4 CC5

100nF 100nF 100nF 100nF 100nF 100nF
0402 0402 0402 0402 0402 0402

AGND

D D

Title
SmartScope - SDRAM
Size Number Revision
V3.7
A3
Date: 9/02/2015 Sheet of
File: E:\Scope\..\SDRAM.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8
 1 2 3 4 5 6 7 8

DIGI_OUT
_O voltage
g selection

5V

5V

5
A S4 A
R93 D3V3 3
6K2 4
0402 1
R95
1K

2
DigOut_VSelect 0402
AGND
SPDT TI TS5A63157
D3V3_IOBUF
5V

DIGI_OUT[0..3]
C109 C110
DIGI_IN_OE R91
100nF 100nF DIGI_OUT[0..3]
6K2
C112 C113 0402 0402
R92 0402
C111 100nF 100nF
1K R94
100nF D3V3_IOBUF 0402 0402 U24
0402 1K

5
0402 AGND Buf SN74LVC2G34 0402
DIGI_OUT3
AGND

Vcc
AGND R96 51R 0402 6 1 5V
14

1OUT 1I
1IN
U25
DIN_AWG5 3 2 R97 R98 51R 0402 4 3

GND
1OUT 1IN
1I 2OUT 2I
2IN R99
Vcc

1 R500 D3V3
1OE 5R1 6K2
0402
R100 10K 0402
DIN_AWG4 6 5 0402 R101
2OUT 2I
2IN

2
4 R501 C114
2OE 5R1 D13 1K
0402 10K DNF
B R102 0402 B
DIN_AWG6 8 9 0402 0402
3OUT 3IN
3I R502
10 5R1 AGND AGND DIGI_OUT2
3OE
0402 10K

3
DIN_AWG711 12 R103 DioTVS ESDR0502B 5V LowCap 5V
GND

4OUT 4I
4IN 0402
R503
13 5R1
4OE
0402 10K J12 R104
0402 1 16 AGND 6K2

5
7

2 15 U26 0402
DIN_AWG[0..7]

AGND 3 14 Buf SN74LVC2G34

R105

Vcc
2

1
4 13 R106 51R 0402 6 1
D14 D15 1OUT 1I
1IN 1K
AGND 5 12 0402
Buf 74LVC126A 6 11 R107 51R 0402 4 3 DIGI_OUT1

GND
2OUT 2I
2IN
74LVC126AT14-13DICT-ND 7 10 5V
8 9
3

D3V3_IOBUF R108

2
DioTVS ESDR0502B 5VDioTVS
LowCapESDR0502B 5V LowCap JMP 2x8 6K2
DIN_AWG[0..7] D16
DioTVS ESDR0502B 5V LowCap 0402
AGND
14

R504 R109
U27 AGND AGND 1K
DIN_AWG1 3 2 R110
1OUT 1IN
1I 10K 0402
Vcc

3
1 5R1 0402
1OE R505
0402 DIGI_OUT0
DIN_AWG0 6 5 R111
2OUT 2IN
2I 10K
4 5R1 0402 AGND
2OE R506
0402
R112
DIN_AWG2 8 9 10K
3OUT 3I
3IN
10 5R1 0402
3OE R507
C 0402
R113 C
DIN_AWG311 12
GND

4OUT 4I
4IN 10K
13 5R1 0402
4OE
0402
DAC.SchDoc U_DAC
7

AGND
R114 DataB[0..7] DAC_Out
Trigger_Raw Trigger EXT_TRIG
2

D19 D20 51R Trigger_PWM

AGND 0402
Buf 74LVC126A
74LVC126AT14-13DICT-ND

1
D18 Trigger_PWM
3

DioTVS ESDR0502B DioTVS

5V LowCap
ESDR0502B 5V LowCap

AGND

3
DioTVS ESDR0502B 5V LowCap

AGND

D D

Title
SmartScope - AUX Connector
Size Number Revision
V3.7
A3
Date: 9/02/2015 Sheet of
File: E:\Scope\..\AUX_Connector.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8
 1 2 3 4 5 6 7 8

A A

DAC

C115 C116

DNF 43pF
R115
0402 R116
0402
10K 1K
0402 0402
AGND D3V3_IOBUF

8
U28A
2 OPA2354
+ 1 R117
R118 R119 R120 R121 R122 R123 R124 R125 1 DAC_Out
3 - 51R
1K_0.5% 1K_0.5% 1K_1% 1K_1% 1K_1% 1K_1% 1K_1% 2K_1% 0402
0402 0402 0402 0402 0402 0402 0402 0402

4
R126 R127 R128 R129 R130 R131 R132 R133
C117 C118
2K_0.5% 2K_0.5% 2K_1% 2K_1% 2K_1% 2K_1% 2K_1% 2K_1%AGND
8pF AGND 100pF
B 0402 0402 0402 0402 0402 0402 0402 0402 B
0402 0402
AGND AGND
DataB0

DataB1

DataB2

DataB3

DataB4

DataB5

DataB6

DataB7
DataB[0..7]
DataB[0..7]

Compa
Comparator

C C

R134 R135
Trigger_PWM
510R 510R
0402 0402 D3V3_IOBUF
C120 C121
100nF 100nF

8
0402 0402 U28B
AGND AGND 6 OPA2354
+ 7 R136
2 Trigger
5 - 51R
Trigger_Raw
0402

4
AGND

D D

Title
SmartScope - DAC
Size Number Revision
V3.7
A3
Date: 9/02/2015 Sheet of
File: E:\Scope\..\DAC.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8
 1 2 3 4 5 6 7 8

A A

DataA7
DataA6
DataA5
DataA4
DataA3
DataA2
DCLKA
DORA
SCLK
DSIN
CS
D3V3_ADC
A3V3
R29
51R
D4
0402
Dio BAS16
R30
InA

48
47
46
45
44
43
42
41
40
39
38
37
10R Dio BAS16 A3V3 U8
0402 C34
DNF D5 MAX19506
0

DCLKA
DORA
D7A
D6A
D5A
D4A
D3A
D2A
CS/OUTSEL

DSIN/FORMAT
AVDD
VDD

SCLK/DIV
B PAD D3V3_ADC B
0402 AGND
1 36
AVDD
A VDD OVDD

A
2 35 DataA1
CMA D1A
3 34 DataA0 DataA[0..7]
IINA+
INA + D0A DataA[0..7]
4 33
AGND IINA--
INA IC
R31 0402 5 32
C35 SPEN IC
1K 6 31
100nF AGND REFIO D7B
R32 0402 7 30
0402 C36 C37 SHDN D6B
1K 8 29
0805 100nFAGND IC D5B
9 28
AGND 10uF 0402 I
INB+ D4B
10 27
I
INB- D3B
11 26
CMB D2B
AGND 12 25

DCLKB
D3V3_ADC AVDD
AVDD OVDD D3V3_ADC

AVDD

DORB
SYNC
CLK+
CLK-
GND
GND

D0B
D1B
IC
IC
C39
100nF
D6

13
14
15
16
17
18
19
20
21
22
23
24
0402 A3V3
Dio BAS16
R33 AGND
InB
10R
0402 C38
DNF D7
0402 Dio BAS16 AGND
R34
R35 1K

DORB
1K 0402
0402
AGND
C C
AGND
AGND

CLK+
A3V3
D3V3_ADC

C27 C28 C29 C30 C31 C32 C33 C40 C41 C42
100nF DNF 100nF 100nF DNF 0805 0805 100nF 100nF 100nF
0402 0402 0402 0402 0402 DNF 10uF 0402 0402 0402

AGND
AGND

D D

Title
SmartScope - ADC
Size Number Revision
V3.7
A3
Date: 9/02/2015 Sheet of
File: E:\Scope\..\ADC.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8
 1 2 3 4 5 6 7 8
Overcurrent protection D1.2V generation Relay surge battery Vneg
g pi
pinching
ng to GND
D11
5V_micro D5V_USB 2 D5V_LIM
3 5V 5V_Relays D3V3_SDRAM
1
R62 5V D3V3 D1V2_SSR
R63 R73
3K 0402 DNF Dio BAV99LT3G
U15 DNF R600
0402 1K
5 1 L4 L5 DNF 0402
I
IN Out Ferrite bead Ferrite bead
2 0402 C85
GND DNF 240R
4 3
EN nFLAG
nFLA
L G 0603 0603 D1V2_FPGA 100uF
A C73 CurLim NCP380L 0.5A TSOP5 U16 L6 VNegEn Q6 AGND A
R65 L7
C74 4 3 PMOS IRLML2246TRPbF
1K Vin SW
DNF 0402 D

GND
2.2µH R67 Ferrite bead Q7
0402 1uF R68 1 5 C75 AGND NMOS
G lowR DMN2075U
U
EN FB 10K 240R
0402 C76 510K C77 0402 R69
AGND AGND 0402 DCDC PAM2312 0805 S
R70 10K

2
Inrush current limitation 0805 1uF 10uF
10K 0402
10uF 0402
0402
A-1V7
D5V_LIM AGND AGND AGND

A2.5V generation
2

R71 DNF
D12 5V
0R
Dio LowF DFLS130L 5V D3V3
0402
1

PMOS IRLML2246TRPbF
R72
DNF L10 L11 A3V3
Q8 Ferrite bead Ferrite bead D2V7
0402
DNF 240R U17
C79 C80 C81 C82 0603 0603 1 5
R74 Vin Vout
C83 C84 U18

GND
DNF L12
100nF DNF 100uF 0805 100nF 100nF 4 3 2V7_SW 3
0402 Vin SW EN
0402 0402 DNF 0402 0402

GND
R75 R77 4.7µH R76
1M 1 5 15K C87 C88
EN FB

2
0402 C89 750K C90 2V7_FB 0402 LDO 200mA 2.5V TCR2EF
0402 DCDC PAM2312 0805 0805
B R78 B

2
AGND AGND 0805 1uF 10uF DNF
4K3
10uF 0402
0402
AGND
3V generation AGND AGND AGND AGND AGND

5V

D1.8V generation
L13
Ferrite bead D3V3
240R 5V D3V3
0603
U19
L15 L16 L17
3V3_IN 4 3 3V3_SW
Vin SW Ferrite bead Ferrite bead D2V5
GND

R81 4.7µH R80

3V3_EN 1 5 DNF 240R
EN FB 11K
C92 0R C93 3V3_FB C94 0603 0603
0402
0402 DCDC PAM2312 U20 L8 D1V2_SSR
R83 L18
2

0805 DNF 0805 4 3

2K7 Vin SW
10uF 0402 10uF C78

GND
0402 R85 2.2µH R84 Ferrite bead
1 5 10K C95 240R
EN FB 0805
AGND AGND AGND C97 1M C98 0402 0603
0402 DCDC PAM2312 0805 10uF
R87
2

0805 1uF 10uF AGND

5K1
Digital power tree filtering 10uF 0402
0402
AGND AGND AGND AGND
D3V3 D1V8_FPGA L19 240R D3V3_ADC
C C

Ferrite bead
C100 0603 C101
0805 0805 g
3.3V generation
DNF L20240R D3V3_FPGA 10uF
AGND AGND
Ferrite bead 5V U23 D3V3_IOBUF
0603 C103 C104 1 5 D3V3_FullPower
0805 0805 Vin Vout
GND

L21240R D3V3_USB 10uF 10uF 3

FullPower EN
AGND R90 C107 C108
Ferrite bead 100K
2

0603 C105 100nF 100nF

0402
L22240R 0805 0402 0402
10uF LDO 200mA 3.3V TCR2EF
Ferrite bead AGND
0603
D3V3_SDRAM
AGND AGND

C106
D3V3 L14 D1V8_FPGA 0805
R79 10uF
DNF Ferrite bead AGND
0402 240R
D2V7 0603
D R82 D
DNF
0402
D2V5
R86 Title
0R SmartScope - Power management
0402
Size Number Revision
V3.7
A3
Date: 9/02/2015 Sheet of
File: E:\Scope\..\PowerGen.SchDoc Drawn By: RGR

1 2 3 4 5 6 7 8