Scribd Logo
Upload

Welcome to Scribd!

  • Of of of For of Backup: Ntegabytes

    Uploaded by

    R INI BHANDARI
    38 views5 pages
    This document summarizes the memory hierarchy and cache memory architecture. It discusses: 1. The memory hierarchy from fastest to slowest includes registers, on-chip cache memory, main memory, and backup storage. Registers have nanosecond access times while backup storage has access times of millions of nanoseconds. 2. On-chip cache memory is located on the processor chip and has faster access times than main memory, around 10 nanoseconds. It stores copies of recently used data from main memory. 3. Cache memory architecture has three parts: the address issued by the processor, the cache controller, and the cache memory which contains cache lines of data and status bits.

    Original Description:

    Original Title

    arm notes1

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document summarizes the memory hierarchy and cache memory architecture. It discusses: 1. The memory hierarchy from fastest to slowest includes registers, on-chip cache memory, main memory, and backup storage. Registers have nanosecond access times while backup storage has access times of millions of nanoseconds. 2. On-chip cache memory is located on the processor chip and has faster access times than main memory, around 10 nanoseconds. It stores copies of recently used data from main memory. 3. Cache memory architecture has three parts: the address issued by the processor, the cache controller, and the cache memory which contains cache lines of data and status bits.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    38 views5 pages

    Of of of For of Backup: Ntegabytes

    Uploaded by

    R INI BHANDARI
    This document summarizes the memory hierarchy and cache memory architecture. It discusses: 1. The memory hierarchy from fastest to slowest includes registers, on-chip cache memory, main memory, and backup storage. Registers have nanosecond access times while backup storage has access times of millions of nanoseconds. 2. On-chip cache memory is located on the processor chip and has faster access times than main memory, around 10 nanoseconds. It stores copies of recently used data from main memory. 3. Cache memory architecture has three parts: the address issued by the processor, the cache controller, and the cache memory which contains cache lines of data and status bits.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 5

    Memory cache.

    it U

    Memory Size Hierarchy

    Top Registers
    32 32 bit r.c.ge
    32 4 Total n 12813 and access time is few ns
    of
    On chip cache memory 8 32 KB of cache Mein
    Access time is about 10ns
    Second level of chip cache which can have few hundreds
    of KB and access time is few tenths ofnseconds
    Cache memory is a representation of main memory where
    it will copy and keep it for quick access execution

    Main Memory
    Dynamic 12AM CORAM access time is
    NTegabytesof
    about 100 200ns

    Backupstorage secondary Storage Few GB and

    large of ns

    Registers have control over compiler assembler and the


    remaining layers are usually controlled by H W
    Cache Memories data
    Harvard Split
    InstI
    Von Neumann unified Data instruction
    memory f
    FF
    prove
    ward Hinze

    i
    ae
    cache
    r
    instr
    00 0

    On chip cache memory less power fast copies

    recently used memory values

    Harvard Mem
    F
    FF

    instr
    am
    Tott Him
    P

    we
    Damone
    I'T
    I
    if the cache is located b w processor 4 MMU then
    it is known as virtual cache

    if the cache is located bw MMU main memory


    then it is known as Physical cache
    virtual cache saves the data in virtual space
    Notes Book digram Pic
    generally ARM 7 to ARM10 works with logical cache
    and ARM it with physical cache

    CACHE MEMORY ARCHITECTURE


    Di
    3Iparts info
    1 Address issued
    by the processor f set index
    Data index
    2 cache control
    3 Cache memory cache lines lb bytes

    D Data portions 16bigoted


    Status bits
    cache
    3 tug

    write the schematic of 8 KB cache mef.rs showingall


    3 parts i

    p T 0
    31
    tag hit
    tag f d w3µYw two

    f FH

    34
    Data
    index
    tag Hdw3f4wtwo
    cache
    Adder issued
    by controller dtfirty
    vg.fi
    processor bit

    cache controller is Hln supported data


    by Sjw copies
    It interrupts Rfw memory them
    ref before passing
    controller uses set index to
    availability of cache
    line that might hold request
    controller checks whether the line is active or not
    the valid bit
    by verifying value
    if dirty bitis set
    then cache line contains the data which is different
    from the main memory
    then the controller compares The tag in the adder
    the it is false
    with cache
    tag of memory If then
    cache miss them the entire data is taken from
    the main memory and given to the processor
    cache hit then the controller supplies the data
    If
    cache to
    from processor
    Chapter 1213 7 Cache Mem Andrew Sloss

    You might also like