Professional Documents
Culture Documents
LinkSwitch-CV Family
®
Product Highlights *
DRAIN
(D)
REGULATOR
BYPASS
6V
(BP)
+
FB 6V -
+ OUT Reset 5V
FEEDBACK D Q STATE
VTH - MACHINE
(FB) VILIMIT
tSAMPLE-OUT
ILIM Drive
DCMAX
FAULT
6.5 V FB Auto-Restart
Open-Loop
THERMAL
SHUTDOWN
DCMAX
SAMPLE
tSAMPLE-OUT DELAY
OSCILLATOR
SOURCE
+ (S)
SOURCE ILIM - VILIMIT
(S)
Current Limit
Comparator LEADING
EDGE
BLANKING
PI-5197-110408
2
Rev. D 07/09 www.powerint.com
LNK623-626
3
www.powerint.com Rev. D 07/09
LNK623-626
Applications Example
L1
3.5 × 7.6 mm T1 D8
Ferrite Bead EEL19 UF4003 12 V, 0.1 A
1 6
C9
47 MF R8
R1 25 V 24 k7
5.1 k7 3 7 L3 1/8 W
D1 D2 1/8 W C3 10 MH
FR106 FR106 820 pF D7 SB540 5 V, 1.7 A
1 kV
11 C8 C10 R7
VR1 C13 1000 MF 470 MF 510 7
1N5272B R10
8,9,10 47 7 270 pF 10 V 10 V 1/8 W
C11 R9 RTN
47 MF 39 k7
F1 R2 12 50 V 1/8 W
L 3.15 A 390 7
D9 -22 V, 15 mA
UF4003
D5 5
85 - 265 C1 C2 1N4007
VAC 22 MF 22 MF D6
400 V 400 V 1N4148
4
N RT1 RV1
10 7 275 V
2 R3
6.34 k7
D3 D4 LinkSwitch-CV 1%
1N4007 1N4007 U1
LNK626PG
D
FB
BP
R4 R5
S
6.2 k7 47 k7
1/8 W R6 C6
C4 C5 4.02 k7 10 MF
1 MF 680 pF 1% 50 V
L2
680 uH 50 V 50 V
PI-5205-102208
Figure 4. 7 W (10 W peak) Multiple Output Flyback Converter for DVD Applications with Primary Sensed Feedback.
Circuit Description functions. The integrated 700 V MOSFET provides a large drain
voltage margin in universal input AC applications, increasing
This circuit is configured as a three output, primary-side reliability and also reducing the output diode voltage stress by
regulated flyback power supply utilizing the LNK626PG. It can allowing a greater transformer turns ratio. The device can be
deliver 7 W continuously and 10 W peak (thermally limited) from completely self-powered from the BYPASS pin and decoupling
an universal input voltage range (85 – 265 VAC). Efficiency is capacitor C4. In this design a bias circuit (D6, C6 and R4) was
>67% at 115 VAC/230 VAC and no-load input power is added to reduce no load input power below 140 mW.
<140 mW at 230 VAC.
The rectified and filtered input voltage is applied to one side of
Input Filter the primary winding of T1. The other side of the transformer’s
AC input power is rectified by diodes D1 through D4. The primary winding is driven by the integrated MOSFET in U1. The
rectified DC is filtered by the bulk storage capacitors C1 and leakage inductance drain voltage spike is limited by the clamp
C2. Inductor L1, L2, C1 and C2 form a pi (π) filter, which circuit D5, R1, R2, C3 and VR1. The zener bleed clamp
attenuates conducted differential-mode EMI noise. This arrangement was selected for lowest no-load input power but in
configuration along with Power Integrations transformer applications where higher no-load input power is acceptable
E-shield™ technology allow this design to meet EMI standard VR1 may be omitted and the value of R1 increased to form a
EN55022 class B with good margin without requiring a standard RCD clamp.
Y capacitor. Fuse F1 provides protection against catastrophic
failure. Negative temperature coefficient thermistor RT1 limits Output Rectification
the inrush current when AC is first applied to below the The secondaries of the transformer are rectified by D7, D8 and
maximum rating of diodes D1 through D4. Metal oxide varistor D9. A Schottky barrier type was used for the main 5 V output
RV1 clamps the AC input during differential line transients, for higher efficiency. The +12 V and -22 V outputs use an
protecting the input components and maintaining the peak ultrafast rectifier diode. The main output is post filtered by L3
drain voltage of U1 below its 700 V BVDSS rating. For differential and C10 to remove switching frequency ripple. Resistors R7,
surge levels at or below 2 kV this component may be omitted. R8 and R9 provide a preload to maintain the output voltages
within their respective limits when unloaded. To reduce high
LNK626 Primary frequency ringing and associated radiated EMI an RC snubber
The LNK626PG device (U1) incorporates the power switching formed by R10 and C13 was added across D7.
device, oscillator, CV control engine, startup, and protection
4
Rev. D 07/09 www.powerint.com
LNK623-626
Output Regulation When designing a board for the LinkSwitch-CV based power
The LNK626 regulates the output using ON/OFF control, supply, it is important to follow the following guidelines:
enabling or disabling switching cycles based on the sampled
voltage on the FEEDBACK pin. The output voltage is sensed Single Point Grounding
using a primary referenced winding on transformer T1 eliminating Use a single point (Kelvin) connection at the negative terminal of
the need for an optocoupler and a secondary sense circuit. The the input filter capacitor for the LinkSwitch-CV SOURCE pin and
resistor divider formed by R3 and R6 feeds the winding voltage bias winding return. This improves surge capabilities by
into U1. Standard 1% resistor values were used to center the returning surge currents from the bias winding directly to the
nominal output voltages. Resistor R5 and C5 reduce pulse input filter capacitor.
grouping by creating an offset voltage that is proportional to the
number of consecutive enabled switching cycles. Bypass Capacitor
The BYPASS pin capacitor should be located as close as
Key Application Considerations possible to the SOURCE and BYPASS pins.
5
www.powerint.com Rev. D 07/09
LNK623-626
VR1 R2 C11
C1 Y1-
Copper area C3 Capacitor C12
L1 (optional)
maximized for T1 D9
heatsinking R10 C13
D7
R1
D5 L3
C2 C8
U1
D1 D3 S D
L2 Transformer
S BP R3
S
D4
D2 S JP1 C10
FB R4
C4 C9
D8 R8 R9
F1 RV1 C5 R7
R5
R6 C6 J2
RT1 D6
J1 1 6
ESD
spark gap
10 mil Bypass Feedback DC Outputs
AC
+
IN
- gap Capacitor Resistors close
close to device to device PI-5269-122408
B+ B+
CLAMP CLAMP
Small FB
pin node
area
D D
FB FB
BP BP
S Bias resistor
S
Minimize FB
pin node
area PRI RTN
PRI RTN
Figure 6. Schematic Representation of Recommended Layout Without Figure 7. Schematic Representation of Recommended Layout With
External Bias. External Bias.
6
Rev. D 07/09 www.powerint.com
LNK623-626
B+
CLAMP
Drain trace in close
proximity of feedback trace
will couple noise into
feedback signal
Power currents
flow in signal
source trace D FB
BP
Trace S
impedance Isource
PRI RTN Line surge
Bias winding currents can
currents flow in flow through
$VS signal source traces device
7
www.powerint.com Rev. D 07/09
LNK623-626
Drain Clamp
Recommended Clamp Circuits
RC2
RC2 CC1
CC1
DC2
RC1
RC1
DC1
DC1
PI-5107-110308 PI-5108-110308
Figure 9. RCD Clamp, Low Power or Low Leakage Inductance Designs. RCD Clamp With Zener Bleed. High Power or High Leakage Inductance Designs.
If the primary leakage inductance is less than 125 μH, VR1 can
be eliminated and the value of R1 increased. A value of 470 kΩ
with an 820 pF capacitor is a recommended starting point.
Verify that the peak drain voltage is less than 680 V under all
line and load conditions. Verify the feedback winding settles to
an acceptable limit for good line and load regulation.
8
Rev. D 07/09 www.powerint.com
LNK623-626
Clampless Designs shown on the right of Figure 11 where pulse grouping has
Clampless designs rely solely on the drain node capacitance to caused an increase in the output ripple.
limit the leakage inductance induced peak drain-to-source
voltage. Therefore the maximum AC input line voltage, the value To eliminate group pulsing verify that the feedback signal settles
of VOR, the leakage inductance energy, (a function of leakage within 2.1 μs from the turn off of the internal MOSFET. A Zener
inductance and peak primary current), and the primary winding diode in the clamp circuit may be needed to achieve the desired
capacitance determine the peak drain voltage. With no signifi- settling time. If the settling time is satisfactory, then a RC
cant dissipative element present, as is the case with an external network across RLOWER (R6) of the feedback resistors is
clamp, the longer duration of the leakage inductance ringing can necessary.
increase EMI.
The value of R (R5 in the Figure 12) should be an order of
The following requirements are recommended for a universal magnitude greater than RLOWER and selected such that
input or 230 VAC only Clampless design: R×C = 32 μs where C is C5 in Figure 12.
1. Clampless designs should only be used for PO ≤5 W using a
VOR of ≤90 V Quick Design Checklist
2. For designs with PO ≤5 W, a two-layer primary must be used
to ensure adequate primary intra-winding capacitance in the As with any power supply design, all LinkSwitch-CV designs
range of 25 pF to 50 pF. A bias winding must be added to should be verified on the bench to make sure that component
the transformer using a standard recovery rectifier diode specifications are not exceeded under worst-case conditions.
(1N4003– 1N4007) to act as a clamp. This bias winding may
also be used to externally power the device by connecting a
5
resistor from the bias winding capacitor to the BYPASS pin.
D6
This inhibits the internal high-voltage current source, 1N4148
reducing device dissipation and no-load consumption. 4
3. For designs with PO >5 W, Clampless designs are not practical
and an external RCD or Zener clamp should be used. 2 R3
4. Ensure that worst-case, high line, peak drain voltage is below 6.34 k7
LinkSwitch-CV 1%
the BVDSS specification of the internal MOSFET and ideally U1
≤650 V to allow margin for design variation. LNK626PG
D
FB
Top Trace: Drain Waveform (200 V/div) Split Screen with Bottom Screen Zoom
Bottom Trace: Output Ripple Voltage (50 mV/div) Top Trace: Drain Waveform (200 V/div)
Bottom Trace: Output Ripple Voltage (50 mV/div)
Figure 11. Not Pulse Grouping (<5 Consecutive Switching Cycles). Pulse Grouping (>5 Consecutive Switching Cycles).
9
www.powerint.com Rev. D 07/09
LNK623-626
The following minimum set of tests is strongly recommended: 3. Thermal check – At maximum output power, both minimum
and maximum input voltage and maximum ambient tempera-
1. Maximum drain voltage – Verify that peak VDS does not exceed ture; verify that temperature specifications are not exceeded
680 V at highest input voltage and maximum output power. for LinkSwitch-CV, transformer, output diodes and output
2. Maximum drain current – At maximum ambient temperature, capacitors. Enough thermal margin should be allowed for
maximum input voltage and maximum output load, verify the part-to-part variation of the RDS(ON) of LinkSwitch-CV, as
drain current waveforms at start-up for any signs of trans- specified in the data sheet. It is recommended that the
former saturation and excessive leading edge current spikes. maximum source pin temperature does not exceed 110 °C.
LinkSwitch-CV has a leading edge blanking time of 215 ns to
prevent premature termination of the ON-cycle. Verify that Design Tools
the leading edge current spike is below the allowed current
limit envelope for the drain current waveform at the end of Up-to-date information on design tools can be found at the
the 215 ns blanking period. Power Integrations web site: www.powerint.com
10
Rev. D 07/09 www.powerint.com
LNK623-626
Thermal Impedance
Conditions
Parameter Symbol SOURCE = 0 V; TJ = -40 to 125 °C Min Typ Max Units
(Unless Otherwise Specified)
Control Functions
Output Frequency fOSC TJ = 25 °C, VFB = VFBth LNK623/6 93 100 106 kHz
Peak-Peak Jitter Compared to
Frequency Jitter ±7 %
Average Frequency, TJ = 25 °C
Ratio of Output TJ = 25 °C
fOSC(AR) 80 %
Frequency at Auto-RST Relative to fOSC (See Note 3)
Maximum Duty Cycle DCMAX (Note 2,3) TJ = 25 °C 54 %
LNK623-624P 1.815 1.840 1.865
TJ = 25 °C
LNK623-624D 1.855 1.880 1.905
Feedback Pin Voltage VFBth See Figure 15, V
LNK625P, LNK625D 1.835 1.860 1.885
CBP = 1 μF
LNK626P 1.775 1.800 1.825
Feedback Pin Voltage
Temperature TCVFB -0.01 %/°C
Coefficient
Feedback Pin Voltage
VFB(AR) 1.45 V
at Turn-Off Threshold
LNK623/6P
I2f = I2LIMIT(TYP) × fOSC(TYP) 0.9 × I2f I2f 1.17 × I2f
TJ = 25 °C
Power Coefficient I2f A2Hz
LNK623/5D
I2f = I2LIMIT(TYP) × fOSC(TYP) 0.9 × I2f I2f 1.21 × I2f
TJ = 25 °C
11
www.powerint.com Rev. D 07/09
LNK623-626
Conditions
Parameter Symbol SOURCE = 0 V; TJ = -40 to 125 °C Min Typ Max Units
(Unless Otherwise Specified)
12
Rev. D 07/09 www.powerint.com
LNK623-626
Conditions
Parameter Symbol SOURCE = 0 V; TJ = -40 to 125 °C Min Typ Max Units
(Unless Otherwise Specified)
Output
TJ = 25 °C 24 28
LNK623
ID = 50 mA
TJ = 100 °C 36 42
TJ = 25 °C 24 28
LNK624
ID = 50 mA
TJ = 100 °C 36 42
ON-State
RDS(ON) Ω
Resistance
TJ = 25 °C 16 19
LNK625
ID = 62 mA
TJ = 100 °C 24 28
TJ = 25 °C 9.6 11
LNK626
ID = 82 mA
TJ = 100 °C 14 17
NOTES:
1. IDSS1 is the worst case OFF state leakage specification at 80% of BVDSS and maximum operating junction temperature. IDSS2 is a
typical specification under worst case application conditions (rectified 265 VAC) for no-load consumption calculations.
2. When the duty cycle exceeds DCMAX the LinkSwitch-CV operates in on-time extension mode.
3. This parameter is derived from characterization.
13
www.powerint.com Rev. D 07/09
LNK623-626
1.200 1.200
PI-5089-040508
PI-5086-041008
1.000 1.000
(Normalized to 25 °C)
(Normalized to 25 °C)
Feedback Voltage
0.800 0.800
Frequency
0.600 0.600
0.400 0.400
0.200 0.200
0.000 0.000
-40 -15 10 35 60 85 110 135 -40 -15 10 35 60 85 110 135
Temperature (°C) Temperature (°C)
Figure 13. Output Frequency vs, Temperature. Figure 14. Feedback Voltage vs, Temperature.
1.1 300
PI-2213-012301
PI-5211-080708
TCASE=25 °C
250 TCASE=100 °C
(Normalized to 25 °C)
Breakdown Voltage
1.0 150
100
Scaling Factors:
LNK623 1.0
50 LNK624 1.0
LNK625 1.5
LNK626 2.5
0.9 0
-50 -25 0 25 50 75 100 125 150 0 2 4 6 8 10
Junction Temperature (°C) DRAIN Voltage (V)
Figure 15. Breakdown vs. Temperature. Figure 16. Output Characteristic.
1000 50
PI-5201-071708
PI-5212-080708
Drain Capacitance (pF)
40
Scaling Factors:
LNK623 1.0
100
Power (mW)
LNK624 1.0
Scaling Factors: 30 LNK625 1.5
LNK623 1.0 LNK626 2.5
LNK624 1.0
LNK625 1.5
LNK626 2.5 20
10
10
1 0
0 100 200 300 400 500 600 0 200 400 600
Drain Voltage (V) DRAIN Voltage (V)
Figure 17. COSS vs. Drain Voltage. Figure 18. Drain Capacitance Power.
14
Rev. D 07/09 www.powerint.com
LNK623-626
LinkSwitch-CV
FB S
VOUT
BP S
10 MF S
VIN + +
6.2 V D S
500 7
+ 2V
PI-5202-073108
LinkSwitch-CV
FB S
1 MF BP S
5 MF 50 k7 10 k7
.1 MF S
D S
4 k7 S1 S2
VIN
+
16 V
Curve
Tracer
15
www.powerint.com Rev. D 07/09
LNK623-626
DIP-8C (P Package)
⊕D S .004 (.10) Notes:
-E- 1. Package dimensions conform to JEDEC specification
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
.240 (6.10) 3. Dimensions shown do not include mold flash or other
.260 (6.60) protrusions. Mold flash or protrusions shall not exceed
.006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clock-
wise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 3 is omitted.
Pin 1
5. Minimum metal to metal spacing at the package body for
.367 (9.32) the omitted lead location is .137 inch (3.48 mm).
-D- 6. Lead width measured at package body.
.387 (9.83)
7. Lead spacing measured with the leads constrained to be
.057 (1.45) perpendicular to plane T.
.068 (1.73)
(NOTE 6)
-T-
SEATING .008 (.20)
PLANE .120 (3.05) .015 (.38)
.140 (3.56)
16
Rev. D 07/09 www.powerint.com
LNK623-626
SO-8C
0.10 (0.004) C A-B 2X
2 DETAIL A
4 B
4.90 (0.193) BSC
A 4
D
8 5
GAUGE
PLANE
SEATING
PLANE
2 3.90 (0.154) BSC 6.00 (0.236) BSC o
C 0-8
0.25 (0.010)
1.04 (0.041) REF
BSC
0.10 (0.004) C D
0.40 (0.016)
2X 1
Pin 1 ID 4 0.20 (0.008) C 1.27 (0.050)
1.27 (0.050) BSC 2X
7X 0.31 - 0.51 (0.012 - 0.020)
0.25 (0.010) M C A-B D
C 0.17 (0.007)
0.25 (0.010)
Reference
Solder Pad +
Dimensions
Notes:
1. JEDEC reference: MS-012.
2.00 (0.079) 4.90 (0.193) 2. Package outline exclusive of mold flash and metal burr.
3. Package outline inclusive of plating thickness.
4. Datums A and B to be determined at datum plane H.
+ + + 5. Controlling dimensions are in millimeters. Inch dimensions
are shown in parenthesis. Angles in degrees.
1.27 (0.050) 0.60 (0.024)
D07C PI-4526-040207
17
www.powerint.com Rev. D 07/09
LNK623-626
Notes
18
Rev. D 07/09 www.powerint.com
LNK623-626
Notes
19
www.powerint.com Rev. D 07/09
Revision Notes Date
B Release data sheet 11/08
C Correction made to Figure 5 12/08
D Introduced Max current limit when V DRAIN is below 400 V 07/09
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by
one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A
complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under
certain patent rights as set forth at http://www.powerint.com/ip.htm.
The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert
and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.
©2008, Power Integrations, Inc.