ACS711 Datasheet PDF

ACS711
Hall Effect Linear Current Sensor with Overcurrent

Fault Output for <100 V Isolation Applications
Features and Benefits Description
▪ No external sense resistor required; single package solution The Allegro™ ACS711 provides economical and precise
▪ Reduced Power Loss: solutions for AC or DC current sensing in <100 V audio,
▫ 0.6 mΩ internal conductor resistance on EX package communications systems, and white goods. The device package
▫ 1.2 mΩ internal conductor resistance on LC package allows for easy implementation by the customer. Typical
▪ Economical low- and high-side current sensing applications include circuit protection, current monitoring,
▪ Output voltage proportional to AC or DC currents
and motor and inverter control.
▪ ±12.5 A and ±25 A full scale sensing ranges on LC package
▪ ±15.5 A and ±31 A full scale sensing ranges on EX package The device consists of a linear Hall sensor circuit with a copper
▪ Overcurrent F̄¯ Ā¯ Ū¯ L̄¯ T̄¯ trips and latches at 100% of full-scale current conduction path located near the surface of the die. Applied
▪ Low-noise analog signal path current flowing through this copper conduction path generates
▪ 100 kHz bandwidth a magnetic field which is sensed by the integrated Hall IC
▪ Small footprint, low-profile SOIC8 and QFN packages and converted into a proportional voltage. Device accuracy is
▪ 3.0 to 5.5 V, single supply operation optimized through the close proximity of the magnetic signal
▪ Integrated electrostatic shield for output stability
to the Hall transducer.
▪ Factory-trimmed for accuracy
▪ Extremely stable output offset voltage The output of the device has a positive slope proportional to
▪ Zero magnetic hysteresis the current flow from IP+ to IP– (pins 1 and 2, to pins 3 and
▪ Ratiometric output from supply voltage 4). The internal resistance of this conductive path is 0.6 mΩ
for the EX package, and 1.2 mΩ for the LC package, providing
Packages: a non-intrusive measurement interface that saves power in
applications that require energy efficiency.
The ACS711 is optimized for low-side current sensing
applications, although the terminals of the conductive path
are electrically isolated from the sensor IC leads, providing
sufficient internal creepage and clearance dimensions for a
low AC or DC working voltage applications. The thickness
8-pin SOICN 12-contact QFN
with internally fused path 3 mm × 3 mm × 0.75 mm
(LC package) (EX package) Continued on the next page…
Approximate Scale 1:1
Typical Application
+3.3 V
IP+ VCC CBYP

0.1 μF
IP+
VIOUT
CLOAD
IP ACS711 RPU
FAULT
IP–
IP– GND
Application 1. The ACS711 outputs an analog signal, VIOUT , that varies linearly with the
bi-directional AC or DC primary current, IP , within the range specified. The F̄¯ Ā
Ū¯L̄¯ T̄¯ pin trips
when IP reaches ±100% of its full-scale current.
ACS711A-DS, Rev. 3
ACS711
Fault Output for < 100 V Isolation Applications
Description (continued)
of the copper conductor allows survival of the device at up to 5× assembly processes. Internally, the device is Pb-free, except for
overcurrent conditions. flip-chip high-temperature Pb‑based solder balls, currently exempt
from RoHS. The device is fully calibrated prior to shipment from
The ACS711 is provided in small, surface mount packages: SOIC8
the factory.
and QFN12. The leadframe is plated with 100% matte tin, which
is compatible with standard lead (Pb) free printed circuit board
Selection Guide
Optimized Accuracy Sensitivity2,
TA
Part Number Range, IP Sens (Typ) Package Packing1
(°C)
(A) (mV/A)
ACS711ELCTR-12AB-T –40 to 85
±12.5 110
ACS711KLCTR-12AB-T –40 to 125
8-pin SOICN 3000 pieces/reel
ACS711ELCTR-25AB-T –40 to 85
±25 55
ACS711KLCTR-25AB-T –40 to 125
ACS711EEXLT-15AB-T3 –40 to 85
±15.5 90
ACS711KEXLT-15AB-T3 –40 to 125 12-contact QFN with
1500 pieces/reel
ACS711EEXLT-31AB-T3 –40 to 85 fused current loop
±31 45
ACS711KEXLT-31AB-T3 –40 to 125
1Contact Allegro
for additional packing options.
2Sensitivity
measured with VCC = 3.3 V.
3QFN package not qualified for automotive applications.
Absolute Maximum Ratings

Characteristic Symbol Notes Rating Units
Supply Voltage VCC 7 V
Reverse Supply Voltage VRCC –0.1 V
Output Voltage VIOUT 7 V
Reverse Output Voltage VRIOUT –0.1 V
VAC peak
Working Voltage for Basic Isolation VWORKING Voltage applied between pins 1-4 and 5-8 100
or VDC
F̄¯ Ā
Ū¯L̄¯ T̄¯ Pin Voltage VFAULT 7 V
Overcurrent Transient Tolerance IPOC 1 pulse, 100 ms 100 A
Range E –40 to 85 ºC
Nominal Operating Ambient Temperature TA
Range K –40 to 125 ºC
Maximum Junction Temperature TJ(max) 165 ºC
Storage Temperature Tstg –65 to 170 ºC
Allegro MicroSystems, LLC 2

115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
ACS711
Functional Block Diagram
VCC
VCC RPU
CBYP
FAULT
Master Current To all subcircuits Current Fault
Supply Comparator
D
Power-on 240 kΩ
Reset
Reset
Hall Current
Drive Sensitivity
IP+ Temperature
Coefficient Trim
IP+
Dynamic Offset
Cancellation
VIOUT
Signal
Recovery
CLOAD
IP−
Sensitivity
Trim
IP− 0 Ampere
Offset Adjust
GND
Pin-out Diagrams
VIOUT
VCC
12
11
IP+ 1 10 NC IP+ 1 8 VCC

IP+ 2 9 NC IP+ 2 7 VIOUT
IP– 3 8 NC IP– 3 6 FAULT
IP– 4 7 NC IP– 4 5 GND
5
6
FAULT
GND
EX Package LC Package
Terminal List Table

Number
Name Description
EX LC
GND 5 5 Signal ground terminal
F̄¯ Ā
Ū¯L̄¯ T̄¯ 6 6 Overcurrent fault; active low
IP– 3 and 4 3 and 4 Terminals for current being sensed; fused internally
IP+ 1 and 2 1 and 2 Terminals for current being sensed; fused internally
NC 7, 8, 9, 10 – No connection; connect to GND for optimal ESD performance.
VCC 12 8 Device power supply terminal
VIOUT 11 7 Analog output signal

ACS711
COMMON OPERATING CHARACTERISTICS Valid across the full range of TA for the LC package and at TA = 25°C for the EX package,
VCC = 3.3 V, unless otherwise specified
Characteristic Symbol Test Conditions Min. Typ. Max. Units
ELECTRICAL CHARACTERISTICS
Supply Voltage1 VCC 3 3.3 5.5 V
Supply Current ICC VCC = 3.3 V, output open – 4 5.5 mA
Output Capacitance Load CLOAD VIOUT to GND – – 1 nF
Output Resistive Load RLOAD VIOUT to GND 15 – – kΩ
Primary Conductor EX package – 0.6 – mΩ
RIP
Resistance LC package, TA = 25°C – 1.2 – mΩ
VIOUT Rise Time tr IP = IPMAX, TA = 25°C, COUT = open – 3.5 – μs
Propagation Delay Time tPROP IP = IP(max), TA = 25°C, COUT = open – 1.2 – µs
Response Time tRESPONSE IP = IP(max), TA = 25°C, COUT = open – 4.6 – µs
Internal Bandwidth2 BWI –3 dB, TA = 25°C – 100 – kHz
Nonlinearity ELIN Over full range of IP – ±1 – %
Symmetry ESYM Apply full scale IP – 100 – %
VCC –
VIOH – – V
VIOUT Saturation Voltages 0.3
VIOL – – 0.3 V
Quiescent Output Voltage VIOUT(Q) IP = 0 A, TA = 25°C – VCC / 2 – V
Output reaches 90% of steady-state level, TA = 25°C,
Power-On Time tPO – 35 – μs
20 A present on primary conductor
¯ Ā
F̄ Ū¯L̄
¯ T̄
¯ Pin Characteristics
¯ Ā
F̄ Ū¯L̄
¯ T̄
¯ Operating Point IFAULT – ± 1 x IP – A
¯ Ā
F̄ Ū¯L̄
¯ T̄
¯ Output Pullup
RPU 1 – – kΩ
Resistor
VCC–
VOH – – V
¯ Ā
F̄ Ū¯L̄
¯ T̄
¯ Output Voltage 0.3
VOL RPU = 1 kΩ – 0.3 – V
F̄¯ Ā
Ū¯L̄¯ T̄¯ Response Time tFAULT Measured from | IP | > | IFAULT | to VFAULT ≤ VOL – 1.3 – µs
VCC Off Voltage Level for
VCCFR – – 200 mV
Fault Reset3
VCC Off Duration for
tCCFR 100 – – µs
Fault Reset3
1Devices are programmed for maximum accuracy at 3.3 V V
CC levels. The device contains ratiometry circuits that accurately alter the 0 A Output
Voltage and Sensitivity level of the device in proportion to the applied VCC level. However, as a result of minor nonlinearities in the ratiometry circuit
additional output error will result when VCC varies from the 3.3 V VCC level. Customers that plan to operate the device from a 5 V regulated supply
should contact their local Allegro sales representative regarding expected device accuracy levels under these bias conditions.
2Calculated using the formula BW = 0.35 / t .
I r
¯ Ā
3After the F̄ Ū¯L̄¯ T̄¯ pin is latched low, the only way to reset it is through a power-off and power-on cycle on the VCC pin. For fault reset, VCC must stay
below VCCFR for a period greater than tCCFR before settling to the normal operation voltage (3 to 5.5 V).

ACS711
x12AB PERFORMANCE CHARACTERISTICS for LC package and E Temperature Range1

TA = 25°C and VCC = 3.3 V, unless otherwise specified
Optimized Accuracy Range IP –12.5 – 12.5 A
Over full range of IP – 110 – mV/A
Sensitivity Sens Full scale of IP applied for 5 ms, TA = –40°C to 25°C – 110 – mV/A
Full scale of IP applied for 5 ms, TA = 25°C to 85°C – 110 – mV/A
Noise2 VNOISE TA = 25°C, no external low pass filter on VIOUT – 11 – mV
VOE(TA) IP = 0 A, TA = 25°C – ±5 – mV
Electrical Offset Voltage VOE(TOP)HT IP = 0 A, TA = 25°C to 85°C – ±40 – mV
VOE(TOP)LT IP = 0 A, TA = –40°C to 25°C – ±50 – mV
Total Output Error3 ETOT IP = ±12.5 A,TA = –40°C to 85°C – ±5 – %
1See Characteristic Performance Data for parameter distributions over temperature.
2±3 sigma noise voltage.
3Percentage of I , with I = ±12.5 A.
P P
x12AB PERFORMANCE CHARACTERISTICS for LC package and K Temperature Range1

VOE(TA) IP = 0 A, TA = 25°C – ±5 – mV
Total Output Error3 ETOT IP = ±12.5 A,TA = –40°C to 125°C – ±5 – %
P P
x15AB PERFORMANCE CHARACTERISTICS1

Sensitivity Sens Across full range of IP – 90 – mV/A
Noise2 VNOISE No external low pass filter on VIOUT – 11 – mV
VOE(TA) IP = 0 A – ±5 – mV
Electrical Offset Voltage VOE(TOP)HT IP = 0 A, TA = 25°C to TA(max) – ±40 – mV
Total Output Error3 ETOT IP = ±12.5 A,TA = –40°C to TA(max) – ±5 – %
1See Characteristic Performance Data for parameter distributions across the full temperature range.
P P

ACS711
x25AB PERFORMANCE CHARACTERISTICS for for LC package and E Temperature Range1

Optimized Accuracy Range IP –25 – 25 A
VOE(TA) IP = 0 A, TA = 25°C – ±5 – mV
Total Output Error3 ETOT IP =±25 A, TA = –40°C to 85°C – ±4 – %
3Percentage of I , with I = ±25 A.
P P
x25AB PERFORMANCE CHARACTERISTICS for LC package and K Temperature Range1

VOE(TA) IP = 0 A, TA = 25°C – ±5 – mV
Total Output Error3 ETOT IP =±25 A, TA = –40°C to 125°C – ±4 – %
P P
x31AB PERFORMANCE CHARACTERISTICS1

Sensitivity Sens Across full range of IP – 45 – mV/A
Noise2 VNOISE No external low pass filter on VIOUT – 8 – mV
VOE(TA) IP = 0 A – ±5 – mV
Electrical Offset Voltage VOE(TOP)HT IP = 0 A, TA = 25°C to TA(max) – ±30 – mV
Total Output Error3 ETOT IP =±25 A, TA = –40°C to TA(max) – ±4 – %
1See Characteristic Performance Data for parameter distributions across the full temperature range.
P P

ACS711
Thermal Characteristics
Characteristic Symbol Test Conditions1 Value Units
Package Thermal Resistance, LC package, mounted on Allegro ASEK 711 evalua-
RθJL 5 ºC/W
Junction to Lead tion board
LC package, mounted on Allegro 85-0404 evaluation
23 ºC/W
Package Thermal Resistance, board, includes the power consumed by the board
RθJA
Junction to Ambient2 EX package, mounted on Allegro 85-0528 evaluation
24 ºC/W
board, includes the power consumed by the board
1Additionalthermal information available on the Allegro website
2The Allegro evaluation board has 1500 mm2 of 2 oz. copper on each side, connected to pins 1 and 2, and to pins 3 and 4, with thermal vias
connecting the layers. Performance values include the power consumed by the PCB. Further details on the board are available from the
Frequently Asked Questions document on our website.

ACS711
Characteristic Performance Data

Data taken using the ACS711KLC-12A, VCC = 3.3 V
Accuracy Data
Electrical Offset Voltage versus Ambient Temperature Sensitivity versus Ambient Temperature
80 114
60 113
Sens (mV/A)
40 112
VOE (mV)
20 111
0 110
-20 109
-40 108
-60 107
–60 –40 –20 0 20 40 60 80 100 120 140 –60 –40 –20 0 20 40 60 80 100 120 140
TA (°C) TA (°C)
Nonlinearity versus Ambient Temperature Symmetry versus Ambient Temperature

2.0 101.5
1.5 101.0
1.0
100.5
ESYM (%)
ELIN (%)
0.5
100.0
0
99.5
-0.5
-1.0 99.0
-1.5 98.5
–60 –40 –20 0 20 40 60 80 100 120 140 –60 –40 –20 0 20 40 60 80 100 120 140
TA (°C) TA (°C)
Total Output Error versus Ambient Temperature Fault Operating Point versus Ambient Temperature
8 16
6 14
4 12
10
2
IFAULT(A)
ETOT (%)
8
0
6
-2
4
-4 2
-6 0
–60 –40 –20 0 20 40 60 80 100 120 140
–60 –40 –20 0 20 40 60 80 100 120 140
TA (°C) TA (°C)
Typical Maximum Limit Mean Typical Minimum Limit

ACS711

Data taken using the ACS711KLC-25A, VCC = 3.3 V
Accuracy Data
Electrical Offset Voltage versus Ambient Temperature Sensitivity versus Ambient Temperature
40 57.0
30 56.5
20
Sens (mV/A)
56.0
10
VOE (mV)
55.5
0
55.0
-10
54.5
-20
-30 54.0
-40 53.5
–60 –40 –20 0 20 40 60 80 100 120 140 –60 –40 –20 0 20 40 60 80 100 120 140
TA (°C) TA (°C)
Nonlinearity versus Ambient Temperature Symmetry versus Ambient Temperature

1.5 100.8
100.6
1.0
100.4
0.5 100.2
ESYM (%)
ELIN (%)
100.0
0
99.8
-0.5 99.6
99.4
-1.0
99.2
-1.5 99.0
–60 –40 –20 0 20 40 60 80 100 120 140 –60 –40 –20 0 20 40 60 80 100 120 140
TA (°C) TA (°C)
Total Output Error versus Ambient Temperature Fault Operating Point versus Ambient Temperature
5 30
4
25
3
2 20
1
IFAULT (A)
ETOT (%)
15
0
-1 10
-2
5
-3
-4 0
–60 –40 –20 0 20 40 60 80 100 120 140
–60 –40 –20 0 20 40 60 80 100 120 140
TA (°C) TA (°C)
Typical Maximum Limit Mean Typical Minimum Limit

ACS711

Data taken using the ACS711KLC-25A
Timing Data
Rise Time Propagation Delay Time
VIOUT (0.5 V/div.) VIOUT (0.5 V/div.)
IP (10 A/div.) IP (10 A/div.)
3.47 µs 1.24 µs
t (2 µs/div.) t (2 µs/div.)
Response Time Fault Response
VIOUT (0.5 V/div.)
IP (10 A/div.)
IP (10 A/div.)
1.28 µs
4.62 µs
Fault (2 V/div.)
t (2 µs/div.) t (2 µs/div.)

ACS711
Definitions of Accuracy Characteristics

Sensitivity (Sens). The change in sensor output in response to a Accuracy (ETOT). The accuracy represents the maximum devia-
1 A change through the primary conductor. The sensitivity is the tion of the actual output from its ideal value. This is also known
product of the magnetic circuit sensitivity (G / A) and the linear as the total ouput error. The accuracy is illustrated graphically in
IC amplifier gain (mV/G). The linear IC amplifier gain is pro- the output voltage versus current chart below.
grammed at the factory to optimize the sensitivity (mV/A) for the
full-scale current of the device. Ratiometry. The ratiometric feature means that its 0 A output,
VIOUT(Q), (nominally equal to VCC/2) and sensitivity, Sens, are
Noise (VNOISE). The product of the linear IC amplifier gain (mV)
proportional to its supply voltage, VCC . The following formula is
and the noise floor for the Allegro Hall effect linear IC. The noise
floor is derived from the thermal and shot noise observed in Hall used to derive the ratiometric change in 0 A output voltage,
elements. Dividing the noise (mV) by the sensitivity (mV/A) pro- ΔVIOUT(Q)RAT (%):
vides the smallest current that the device is able to resolve.

VIOUT(Q)VCC / VIOUT(Q)3.3V

Linearity (ELIN). The degree to which the voltage output from 100
the sensor varies in direct proportion to the primary current VCC / 3.3 V
through its full-scale amplitude. Nonlinearity in the output can be The ratiometric change in sensitivity, ΔSensRAT (%), is defined as:
attributed to the saturation of the flux concentrator approaching
the full-scale current. The following equation is used to derive the SensVCC / Sens3.3V
 
linearity: 100
{ [ [{
VCC / 3.3 V
∆ gain × % sat ( VIOUT_full-scale amperes – VIOUT(Q) )
100 1–
2 (VIOUT_half-scale amperes – VIOUT(Q) ) Output Voltage versus Sensed Current
Accuracy at 0 A and at Full-Scale Current
where VIOUT_full-scale amperes = the output voltage (V) when the
sensed current approximates full-scale ±IP . Increasing VIOUT(V)
Accuracy
Over ∆Temp erature
Symmetry (ESYM). The degree to which the absolute voltage
output from the sensor varies in proportion to either a positive Accuracy
25°C Only
or negative full-scale primary current. The following formula is
used to derive symmetry: Average
VIOUT
VIOUT_+ full-scale amperes – VIOUT(Q)
 
Accuracy
100 Over ∆Temp erature
VIOUT(Q) – VIOUT_–full-scale amperes
Accuracy
Quiescent output voltage (VIOUT(Q)). The output of the sensor IP(min)
25°C Only
when the primary current is zero. For a unipolar supply voltage,

it nominally remains at VCC ⁄ 2. Thus, VCC = 3.3 V translates –IP (A) +IP (A)
Full Scale
into VIOUT(Q) = 1.65 V. Variation in VIOUT(Q) can be attributed to IP(max)
the resolution of the Allegro linear IC quiescent voltage trim and 0A

thermal drift.
Electrical offset voltage (VOE). The deviation of the device out-
put from its ideal quiescent value of VCC / 2 due to nonmagnetic Accuracy
causes. To convert this voltage to amperes, divide by the device 25°C Only
sensitivity, Sens. Accuracy

Over ∆Temp erature
Decreasing VIOUT(V)

ACS711
Definitions of Dynamic Response Characteristics
Power-On Time (tPO). When the supply is ramped to its operat-

ing voltage, the device requires a finite time to power its internal
components before responding to an input magnetic field.
Power-On Time, tPO , is defined as the time it takes for the output
voltage to settle within ±10% of its steady state value under an
applied magnetic field, after the power supply has reached its
minimum specified operating voltage, VCC(min), as shown in the
chart at right.
Rise time (tr). The time interval between a) when the sensor I (%) Primary Current
reaches 10% of its full scale value, and b) when it reaches 90% 90
of its full scale value. The rise time to a step response is used to
derive the bandwidth of the current sensor, in which ƒ(–3 dB) =
0.35 / tr. Both tr and tRESPONSE are detrimentally affected by eddy 10
Transducer Output
current losses observed in the conductive IC ground plane. 0

t
Rise Time, tr

ACS711
Application Information
Layout should be connected using the arrangement of vias

To optimize thermal and electrical performance, the shown below.
following features should be included in the printed • The two solder pads at the ends of the exposed pad
circuit board: loop should be placed directly on the copper trace
that conducts the primary current.
• The primary leads should be connected to as much
copper area as is available. • When using vias under exposed pads, such as with
the EX package, using plugged vias prevents wicking
• The copper should be 2 oz. or heavier.
of the solder from the pad into the via during reflow.
• Additional layers of the board should be used for Whether or not to use plugged vias should be evalu-
conducting the primary current if possible, and ated in the application.
Solder pads
Signal traces
EX package
footprint
Exposed pad loop

Via under pad
Via
Primary Current Trace Primary Current Trace
Suggested Layout. EX package shown.

ACS711
Package LC, 8-pin SOIC
4.90 ±0.10
8°
0° 8 1.27
0.65
8
1.75
0.25
0.17
3.90 ±0.10 6.00 ±0.20 5.60

A
1.04 REF
1 2 1 2
1.27
0.40
0.25 BSC C PCB Layout Reference View

SEATING PLANE
Branded Face
GAUGE PLANE
8X C
SEATING NNNNNNN
0.10 C PLANE
TPP-AAA
LLLLL
1.75 MAX
0.51
0.31 0.25 1
0.10
1.27 BSC
B Standard Branding Reference View
For Reference Only; not for tooling use (reference MS-012AA) N = Device part number
Dimensions in millimeters T = Device temperature range
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions P = Package Designator
Exact case and lead configuration at supplier discretion within limits shown A = Amperage
L = Lot number
A Terminal #1 mark area Belly Brand = Country of Origin
B Branding scale and appearance at supplier discretion
C Reference land pattern layout (reference IPC7351
D SOIC127P600X175-8M); all pads a minimum of 0.20 mm from all
adjacent pads; adjust as necessary to meet application process
requirements and PCB layout tolerances

ACS711
Package EX, 12-Contact QFN

With Fused Sensed Current Loop
3.00 BSC 0.85 0.30

12
12 1.27
MIN
1 A 1
2
3.00 BSC 1.00 2.90
0.80
MIN
Branded Face
0.50
9X D C 0.70
SEATING
0.08 C PLANE 2.05 REF
0.50 BSC 2.70

0.75 ±0.05 C PCB Layout Reference View
+0.05
0.25 –0.07
1
NNNN
B 0.40±0.10 YYWW
0.20 LLLL
1.79
2
1 Standard Branding Reference View
E
N = Device part number

12 Y = Last two digits of year of manufacture
W = Week of manufacture
L = Lot number
For reference only, not for tooling use (reference JEDEC MO-220WEED C Reference land pattern layout (reference IPC7351
except for fused current path) QFN50P300X300X80-17W4M);
Dimensions in millimeters All pads a minimum of 0.20 mm from all adjacent pads; adjust as
Exact case and lead configuration at supplier discretion within limits shown necessary to meet application process requirements and PCB layout
tolerances; when mounting on a multilayer PCB, thermal vias at the
A Terminal #1 mark area
exposed thermal pad land can improve thermal dissipation (reference
B Fused sensed current path EIA/JEDEC Standard JESD51-5)
D Coplanarity includes exposed current path and terminals
E Branding scale and appearance at supplier discretion

ACS711
Revision History
Revision No. Revision Date Description of Revision
2 July 18, 2013 Update characteristics tables references
3 February 6, 2015 Revised NC description in Terminal List Table
Copyright ©2008-2015, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to
permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that
the information being relied upon is current.
Allegro’s products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the
failure of that life support device or system, or to affect the safety or effectiveness of that device or system.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its
use; nor for any infringement of patents or other rights of third parties which may result from its use.
For the latest version of this document, visit our website:

www.allegromicro.com


ACS711 Datasheet PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

ACS711 Datasheet PDF

Uploaded by

Copyright:

Available Formats

ACS711

Hall Effect Linear Current Sensor with Overcurrent

Approximate Scale 1:1

IP+ VCC CBYP

Absolute Maximum Ratings

Allegro MicroSystems, LLC 2

Functional Block Diagram

IP+ 1 10 NC IP+ 1 8 VCC

Terminal List Table

Allegro MicroSystems, LLC 3

Allegro MicroSystems, LLC 4

x12AB PERFORMANCE CHARACTERISTICS for LC package and E Temperature Range1

x12AB PERFORMANCE CHARACTERISTICS for LC package and K Temperature Range1

x15AB PERFORMANCE CHARACTERISTICS1

Allegro MicroSystems, LLC 5

x25AB PERFORMANCE CHARACTERISTICS for for LC package and E Temperature Range1

x25AB PERFORMANCE CHARACTERISTICS for LC package and K Temperature Range1

x31AB PERFORMANCE CHARACTERISTICS1

Allegro MicroSystems, LLC 6

Allegro MicroSystems, LLC 7

Characteristic Performance Data

Nonlinearity versus Ambient Temperature Symmetry versus Ambient Temperature

Typical Maximum Limit Mean Typical Minimum Limit

Allegro MicroSystems, LLC 8

Characteristic Performance Data

Nonlinearity versus Ambient Temperature Symmetry versus Ambient Temperature

Typical Maximum Limit Mean Typical Minimum Limit

Allegro MicroSystems, LLC 9

Characteristic Performance Data

Rise Time Propagation Delay Time

VIOUT (0.5 V/div.) VIOUT (0.5 V/div.)

IP (10 A/div.) IP (10 A/div.)

Response Time Fault Response

VIOUT (0.5 V/div.)

Allegro MicroSystems, LLC 10

Definitions of Accuracy Characteristics

VIOUT_+ full-scale amperes – VIOUT(Q)

when the primary current is zero. For a unipolar supply voltage,

the resolution of the Allegro linear IC quiescent voltage trim and 0A

sensitivity, Sens. Accuracy

Allegro MicroSystems, LLC 11

Definitions of Dynamic Response Characteristics

Power-On Time (tPO). When the supply is ramped to its operat-

current losses observed in the conductive IC ground plane. 0

Allegro MicroSystems, LLC 12

Layout should be connected using the arrangement of vias

Exposed pad loop

Primary Current Trace Primary Current Trace

Suggested Layout. EX package shown.

Allegro MicroSystems, LLC 13

Package LC, 8-pin SOIC

3.90 ±0.10 6.00 ±0.20 5.60

0.25 BSC C PCB Layout Reference View

B Standard Branding Reference View

Allegro MicroSystems, LLC 14

Package EX, 12-Contact QFN

3.00 BSC 0.85 0.30

0.50 BSC 2.70

N = Device part number

E Branding scale and appearance at supplier discretion

Allegro MicroSystems, LLC 15

Copyright ©2008-2015, Allegro MicroSystems, LLC

For the latest version of this document, visit our website: